bs3-cpu-generated-1.h@ 66404

Last change on this file since 66404 was 66404, checked in by vboxsync, 8 years ago
IEM: Implemented ldmxcsr Md.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 16.6 KB

Line
1	/* $Id: bs3-cpu-generated-1.h 66404 2017-04-03 15:21:56Z vboxsync $ */
2	/** @file
3	* BS3Kit - bs3-cpu-generated-1, common header file.
4	*/
5
6	/*
7	* Copyright (C) 2007-2016 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* The contents of this file may alternatively be used under the terms
18	* of the Common Development and Distribution License Version 1.0
19	* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
20	* VirtualBox OSE distribution, in which case the provisions of the
21	* CDDL are applicable instead of those of the GPL.
22	*
23	* You may elect to license modified versions of this file under the
24	* terms and conditions of either the GPL or the CDDL or both.
25	*/
26
27
28	#ifndef ___bs3_cpu_generated_1_h___
29	#define ___bs3_cpu_generated_1_h___
30
31	#include <bs3kit.h>
32	#include <iprt/assert.h>
33
34
35	/**
36	* Operand details.
37	*
38	* Currently simply using the encoding from the reference manuals.
39	*/
40	typedef enum BS3CG1OP
41	{
42	BS3CG1OP_INVALID = 0,
43
44	BS3CG1OP_Eb,
45	BS3CG1OP_Ev,
46	BS3CG1OP_Wss,
47	BS3CG1OP_Wsd,
48	BS3CG1OP_Wps,
49	BS3CG1OP_Wpd,
50	BS3CG1OP_Wdq,
51	BS3CG1OP_WqZxReg,
52
53	BS3CG1OP_Gb,
54	BS3CG1OP_Gv,
55	BS3CG1OP_Uq,
56	BS3CG1OP_UqHi,
57	BS3CG1OP_Vss,
58	BS3CG1OP_Vsd,
59	BS3CG1OP_Vps,
60	BS3CG1OP_Vpd,
61	BS3CG1OP_Vq,
62	BS3CG1OP_Vdq,
63
64	BS3CG1OP_Ib,
65	BS3CG1OP_Iz,
66
67	BS3CG1OP_AL,
68	BS3CG1OP_rAX,
69
70	BS3CG1OP_Ma,
71	BS3CG1OP_MbRO,
72	BS3CG1OP_MdRO,
73	BS3CG1OP_MdWO,
74	BS3CG1OP_Mq,
75
76	BS3CG1OP_END
77	} BS3CG1OP;
78	/** Pointer to a const operand enum. */
79	typedef const BS3CG1OP BS3_FAR *PCBS3CG1OP;
80
81
82	/**
83	* Instruction encoding format.
84	*
85	* This duplicates some of the info in the operand array, however it makes it
86	* easier to figure out encoding variations.
87	*/
88	typedef enum BS3CG1ENC
89	{
90	BS3CG1ENC_INVALID = 0,
91
92	BS3CG1ENC_MODRM_Eb_Gb,
93	BS3CG1ENC_MODRM_Ev_Gv,
94	BS3CG1ENC_MODRM_Wss_Vss,
95	BS3CG1ENC_MODRM_Wsd_Vsd,
96	BS3CG1ENC_MODRM_Wps_Vps,
97	BS3CG1ENC_MODRM_Wpd_Vpd,
98	BS3CG1ENC_MODRM_WqZxReg_Vq,
99
100	BS3CG1ENC_MODRM_Gb_Eb,
101	BS3CG1ENC_MODRM_Gv_Ev,
102	BS3CG1ENC_MODRM_Gv_Ma, /*< bound instruction /
103	BS3CG1ENC_MODRM_Vq_UqHi,
104	BS3CG1ENC_MODRM_Vq_Mq,
105	BS3CG1ENC_MODRM_Vdq_Wdq,
106	BS3CG1ENC_MODRM_MbRO,
107	BS3CG1ENC_MODRM_MdRO,
108	BS3CG1ENC_MODRM_MdWO,
109
110	BS3CG1ENC_FIXED,
111	BS3CG1ENC_FIXED_AL_Ib,
112	BS3CG1ENC_FIXED_rAX_Iz,
113
114	BS3CG1ENC_MODRM_MOD_EQ_3, /*< Unused or invalid instruction. /
115	BS3CG1ENC_MODRM_MOD_NE_3, /*< Unused or invalid instruction. /
116
117	BS3CG1ENC_END
118	} BS3CG1ENC;
119
120
121	/**
122	* Prefix sensitivitiy kind.
123	*/
124	typedef enum BS3CG1PFXKIND
125	{
126	BS3CG1PFXKIND_INVALID = 0,
127
128	BS3CG1PFXKIND_NO_F2_F3_66, /*< No 66, F2 or F3 prefixes allowed as that would alter the meaning. /
129	BS3CG1PFXKIND_REQ_F2, /*< Requires F2 (REPNE) prefix as part of the instr encoding. /
130	BS3CG1PFXKIND_REQ_F3, /*< Requires F3 (REPE) prefix as part of the instr encoding. /
131	BS3CG1PFXKIND_REQ_66, /*< Requires 66 (OP SIZE) prefix as part of the instr encoding. /
132
133	/** @todo more work to be done here... */
134	BS3CG1PFXKIND_MODRM,
135	BS3CG1PFXKIND_MODRM_NO_OP_SIZES,
136
137	BS3CG1PFXKIND_END
138	} BS3CG1PFXKIND;
139
140	/**
141	* CPU selection or CPU ID.
142	*/
143	typedef enum BS3CG1CPU
144	{
145	/** Works with an CPU. */
146	BS3CG1CPU_ANY = 0,
147	BS3CG1CPU_GE_80186,
148	BS3CG1CPU_GE_80286,
149	BS3CG1CPU_GE_80386,
150	BS3CG1CPU_GE_80486,
151	BS3CG1CPU_GE_Pentium,
152
153	BS3CG1CPU_SSE,
154	BS3CG1CPU_SSE2,
155	BS3CG1CPU_SSE3,
156	BS3CG1CPU_AVX,
157	BS3CG1CPU_AVX2,
158	BS3CG1CPU_CLFSH,
159	BS3CG1CPU_CLFLUSHOPT,
160
161	BS3CG1CPU_END
162	} BS3CG1CPU;
163
164
165	/**
166	* SSE & AVX exception types.
167	*/
168	typedef enum BS3CG1XCPTTYPE
169	{
170	BS3CG1XCPTTYPE_NONE = 0,
171	/* SSE: */
172	BS3CG1XCPTTYPE_1,
173	BS3CG1XCPTTYPE_2,
174	BS3CG1XCPTTYPE_3,
175	BS3CG1XCPTTYPE_4,
176	BS3CG1XCPTTYPE_4UA,
177	BS3CG1XCPTTYPE_5,
178	BS3CG1XCPTTYPE_6,
179	BS3CG1XCPTTYPE_7,
180	BS3CG1XCPTTYPE_8,
181	BS3CG1XCPTTYPE_11,
182	BS3CG1XCPTTYPE_12,
183	/* EVEX: */
184	BS3CG1XCPTTYPE_E1,
185	BS3CG1XCPTTYPE_E1NF,
186	BS3CG1XCPTTYPE_E2,
187	BS3CG1XCPTTYPE_E3,
188	BS3CG1XCPTTYPE_E3NF,
189	BS3CG1XCPTTYPE_E4,
190	BS3CG1XCPTTYPE_E4NF,
191	BS3CG1XCPTTYPE_E5,
192	BS3CG1XCPTTYPE_E5NF,
193	BS3CG1XCPTTYPE_E6,
194	BS3CG1XCPTTYPE_E6NF,
195	BS3CG1XCPTTYPE_E7NF,
196	BS3CG1XCPTTYPE_E9,
197	BS3CG1XCPTTYPE_E9NF,
198	BS3CG1XCPTTYPE_E10,
199	BS3CG1XCPTTYPE_E11,
200	BS3CG1XCPTTYPE_E12,
201	BS3CG1XCPTTYPE_E12NF,
202	BS3CG1XCPTTYPE_END
203	} BS3CG1XCPTTYPE;
204	AssertCompile(BS3CG1XCPTTYPE_END <= 32);
205
206
207	/**
208	* Generated instruction info.
209	*/
210	typedef struct BS3CG1INSTR
211	{
212	/** The opcode size. */
213	uint32_t cbOpcodes : 2;
214	/** The number of operands. */
215	uint32_t cOperands : 2;
216	/** The length of the mnemonic. */
217	uint32_t cchMnemonic : 4;
218	/** Whether to advance the mnemonic array pointer. */
219	uint32_t fAdvanceMnemonic : 1;
220	/** Offset into g_abBs3Cg1Tests of the first test. */
221	uint32_t offTests : 23;
222	/** BS3CG1ENC values. */
223	uint32_t enmEncoding : 10;
224	/** BS3CG1PFXKIND values. */
225	uint32_t enmPrefixKind : 4;
226	/** CPU test / CPU ID bit test (BS3CG1CPU). */
227	uint32_t enmCpuTest : 6;
228	/** Exception type (BS3CG1XCPTTYPE) */
229	uint32_t enmXcptType : 5;
230	/** Currently unused bits. */
231	uint32_t uUnused : 6;
232	/** BS3CG1INSTR_F_XXX. */
233	uint32_t fFlags;
234	} BS3CG1INSTR;
235	AssertCompileSize(BS3CG1INSTR, 12);
236	/** Pointer to a const instruction. */
237	typedef BS3CG1INSTR const BS3_FAR *PCBS3CG1INSTR;
238
239
240	/** @name BS3CG1INSTR_F_XXX
241	* @{ */
242	/** Defaults to SS rather than DS. */
243	#define BS3CG1INSTR_F_DEF_SS UINT32_C(0x00000001)
244	/** Invalid instruction in 64-bit mode. */
245	#define BS3CG1INSTR_F_INVALID_64BIT UINT32_C(0x00000002)
246	/** Unused instruction. */
247	#define BS3CG1INSTR_F_UNUSED UINT32_C(0x00000004)
248	/** Invalid instruction. */
249	#define BS3CG1INSTR_F_INVALID UINT32_C(0x00000008)
250	/** @} */
251
252
253	/**
254	* Test header.
255	*/
256	typedef struct BS3CG1TESTHDR
257	{
258	/** The size of the selector program in bytes.
259	* This is also the offset of the input context modification program. */
260	uint32_t cbSelector : 8;
261	/** The size of the input context modification program in bytes.
262	* This immediately follows the selector program. */
263	uint32_t cbInput : 12;
264	/** The size of the output context modification program in bytes.
265	* This immediately follows the input context modification program. The
266	* program takes the result of the input program as starting point. */
267	uint32_t cbOutput : 11;
268	/** Indicates whether this is the last test or not. */
269	uint32_t fLast : 1;
270	} BS3CG1TESTHDR;
271	AssertCompileSize(BS3CG1TESTHDR, 4);
272	/** Pointer to a const test header. */
273	typedef BS3CG1TESTHDR const BS3_FAR *PCBS3CG1TESTHDR;
274
275	/** @name Opcode format for the BS3CG1 context modifier.
276	*
277	* Used by both the input and output context programs.
278	*
279	* The most common operations are encoded as a single byte opcode followed by
280	* one or more immediate bytes with data.
281	*
282	* @{ */
283	#define BS3CG1_CTXOP_SIZE_MASK UINT8_C(0x07)
284	#define BS3CG1_CTXOP_1_BYTE UINT8_C(0x00)
285	#define BS3CG1_CTXOP_2_BYTES UINT8_C(0x01)
286	#define BS3CG1_CTXOP_4_BYTES UINT8_C(0x02)
287	#define BS3CG1_CTXOP_8_BYTES UINT8_C(0x03)
288	#define BS3CG1_CTXOP_16_BYTES UINT8_C(0x04)
289	#define BS3CG1_CTXOP_32_BYTES UINT8_C(0x05)
290	#define BS3CG1_CTXOP_12_BYTES UINT8_C(0x06)
291	#define BS3CG1_CTXOP_SIZE_ESC UINT8_C(0x07) /*< Separate byte encoding the value size following any destination escape byte. /
292
293	#define BS3CG1_CTXOP_DST_MASK UINT8_C(0x18)
294	#define BS3CG1_CTXOP_OP1 UINT8_C(0x00)
295	#define BS3CG1_CTXOP_OP2 UINT8_C(0x08)
296	#define BS3CG1_CTXOP_EFL UINT8_C(0x10)
297	#define BS3CG1_CTXOP_DST_ESC UINT8_C(0x18) /*< Separate byte giving the destination follows immediately. /
298
299	#define BS3CG1_CTXOP_SIGN_EXT UINT8_C(0x20) /*< Whether to sign-extend (set) the immediate value. /
300
301	#define BS3CG1_CTXOP_OPERATOR_MASK UINT8_C(0xc0)
302	#define BS3CG1_CTXOP_ASSIGN UINT8_C(0x00) /*< Simple assignment operator (=) /
303	#define BS3CG1_CTXOP_OR UINT8_C(0x40) /*< OR assignment operator (\|=). /
304	#define BS3CG1_CTXOP_AND UINT8_C(0x80) /*< AND assignment operator (&=). /
305	#define BS3CG1_CTXOP_AND_INV UINT8_C(0xc0) /*< AND assignment operator of the inverted value (&~=). /
306	/** @} */
307
308	/**
309	* Escaped destination values
310	*
311	* These are just uppercased versions of TestInOut.kdFields, where dots are
312	* replaced by underscores.
313	*/
314	typedef enum BS3CG1DST
315	{
316	BS3CG1DST_INVALID = 0,
317	/* Operands. */
318	BS3CG1DST_OP1,
319	BS3CG1DST_OP2,
320	BS3CG1DST_OP3,
321	BS3CG1DST_OP4,
322	/* Flags. */
323	BS3CG1DST_EFL,
324	BS3CG1DST_EFL_UNDEF, /*< Special field only valid in output context modifiers: EFLAGS \|= Value & Ouput.EFLAGS; /
325	/* 8-bit GPRs. */
326	BS3CG1DST_AL,
327	BS3CG1DST_CL,
328	BS3CG1DST_DL,
329	BS3CG1DST_BL,
330	BS3CG1DST_AH,
331	BS3CG1DST_CH,
332	BS3CG1DST_DH,
333	BS3CG1DST_BH,
334	BS3CG1DST_SPL,
335	BS3CG1DST_BPL,
336	BS3CG1DST_SIL,
337	BS3CG1DST_DIL,
338	BS3CG1DST_R8L,
339	BS3CG1DST_R9L,
340	BS3CG1DST_R10L,
341	BS3CG1DST_R11L,
342	BS3CG1DST_R12L,
343	BS3CG1DST_R13L,
344	BS3CG1DST_R14L,
345	BS3CG1DST_R15L,
346	/* 16-bit GPRs. */
347	BS3CG1DST_AX,
348	BS3CG1DST_CX,
349	BS3CG1DST_DX,
350	BS3CG1DST_BX,
351	BS3CG1DST_SP,
352	BS3CG1DST_BP,
353	BS3CG1DST_SI,
354	BS3CG1DST_DI,
355	BS3CG1DST_R8W,
356	BS3CG1DST_R9W,
357	BS3CG1DST_R10W,
358	BS3CG1DST_R11W,
359	BS3CG1DST_R12W,
360	BS3CG1DST_R13W,
361	BS3CG1DST_R14W,
362	BS3CG1DST_R15W,
363	/* 32-bit GPRs. */
364	BS3CG1DST_EAX,
365	BS3CG1DST_ECX,
366	BS3CG1DST_EDX,
367	BS3CG1DST_EBX,
368	BS3CG1DST_ESP,
369	BS3CG1DST_EBP,
370	BS3CG1DST_ESI,
371	BS3CG1DST_EDI,
372	BS3CG1DST_R8D,
373	BS3CG1DST_R9D,
374	BS3CG1DST_R10D,
375	BS3CG1DST_R11D,
376	BS3CG1DST_R12D,
377	BS3CG1DST_R13D,
378	BS3CG1DST_R14D,
379	BS3CG1DST_R15D,
380	/* 64-bit GPRs. */
381	BS3CG1DST_RAX,
382	BS3CG1DST_RCX,
383	BS3CG1DST_RDX,
384	BS3CG1DST_RBX,
385	BS3CG1DST_RSP,
386	BS3CG1DST_RBP,
387	BS3CG1DST_RSI,
388	BS3CG1DST_RDI,
389	BS3CG1DST_R8,
390	BS3CG1DST_R9,
391	BS3CG1DST_R10,
392	BS3CG1DST_R11,
393	BS3CG1DST_R12,
394	BS3CG1DST_R13,
395	BS3CG1DST_R14,
396	BS3CG1DST_R15,
397	/* 16-bit, 32-bit or 64-bit registers according to operand size. */
398	BS3CG1DST_OZ_RAX,
399	BS3CG1DST_OZ_RCX,
400	BS3CG1DST_OZ_RDX,
401	BS3CG1DST_OZ_RBX,
402	BS3CG1DST_OZ_RSP,
403	BS3CG1DST_OZ_RBP,
404	BS3CG1DST_OZ_RSI,
405	BS3CG1DST_OZ_RDI,
406	BS3CG1DST_OZ_R8,
407	BS3CG1DST_OZ_R9,
408	BS3CG1DST_OZ_R10,
409	BS3CG1DST_OZ_R11,
410	BS3CG1DST_OZ_R12,
411	BS3CG1DST_OZ_R13,
412	BS3CG1DST_OZ_R14,
413	BS3CG1DST_OZ_R15,
414
415	/* Control registers.*/
416	BS3CG1DST_CR0,
417	BS3CG1DST_CR4,
418
419	/* FPU registers. */
420	BS3CG1DST_FPU_FIRST,
421	BS3CG1DST_FCW = BS3CG1DST_FPU_FIRST,
422	BS3CG1DST_FSW,
423	BS3CG1DST_FTW,
424	BS3CG1DST_FOP,
425	BS3CG1DST_FPUIP,
426	BS3CG1DST_FPUCS,
427	BS3CG1DST_FPUDP,
428	BS3CG1DST_FPUDS,
429	BS3CG1DST_MXCSR,
430	BS3CG1DST_ST0,
431	BS3CG1DST_ST1,
432	BS3CG1DST_ST2,
433	BS3CG1DST_ST3,
434	BS3CG1DST_ST4,
435	BS3CG1DST_ST5,
436	BS3CG1DST_ST6,
437	BS3CG1DST_ST7,
438	/* MMX registers. */
439	BS3CG1DST_MM0,
440	BS3CG1DST_MM1,
441	BS3CG1DST_MM2,
442	BS3CG1DST_MM3,
443	BS3CG1DST_MM4,
444	BS3CG1DST_MM5,
445	BS3CG1DST_MM6,
446	BS3CG1DST_MM7,
447	/* SSE registers. */
448	BS3CG1DST_XMM0,
449	BS3CG1DST_XMM1,
450	BS3CG1DST_XMM2,
451	BS3CG1DST_XMM3,
452	BS3CG1DST_XMM4,
453	BS3CG1DST_XMM5,
454	BS3CG1DST_XMM6,
455	BS3CG1DST_XMM7,
456	BS3CG1DST_XMM8,
457	BS3CG1DST_XMM9,
458	BS3CG1DST_XMM10,
459	BS3CG1DST_XMM11,
460	BS3CG1DST_XMM12,
461	BS3CG1DST_XMM13,
462	BS3CG1DST_XMM14,
463	BS3CG1DST_XMM15,
464	BS3CG1DST_XMM0_LO,
465	BS3CG1DST_XMM1_LO,
466	BS3CG1DST_XMM2_LO,
467	BS3CG1DST_XMM3_LO,
468	BS3CG1DST_XMM4_LO,
469	BS3CG1DST_XMM5_LO,
470	BS3CG1DST_XMM6_LO,
471	BS3CG1DST_XMM7_LO,
472	BS3CG1DST_XMM8_LO,
473	BS3CG1DST_XMM9_LO,
474	BS3CG1DST_XMM10_LO,
475	BS3CG1DST_XMM11_LO,
476	BS3CG1DST_XMM12_LO,
477	BS3CG1DST_XMM13_LO,
478	BS3CG1DST_XMM14_LO,
479	BS3CG1DST_XMM15_LO,
480	BS3CG1DST_XMM0_HI,
481	BS3CG1DST_XMM1_HI,
482	BS3CG1DST_XMM2_HI,
483	BS3CG1DST_XMM3_HI,
484	BS3CG1DST_XMM4_HI,
485	BS3CG1DST_XMM5_HI,
486	BS3CG1DST_XMM6_HI,
487	BS3CG1DST_XMM7_HI,
488	BS3CG1DST_XMM8_HI,
489	BS3CG1DST_XMM9_HI,
490	BS3CG1DST_XMM10_HI,
491	BS3CG1DST_XMM11_HI,
492	BS3CG1DST_XMM12_HI,
493	BS3CG1DST_XMM13_HI,
494	BS3CG1DST_XMM14_HI,
495	BS3CG1DST_XMM15_HI,
496	BS3CG1DST_XMM0_LO_ZX,
497	BS3CG1DST_XMM1_LO_ZX,
498	BS3CG1DST_XMM2_LO_ZX,
499	BS3CG1DST_XMM3_LO_ZX,
500	BS3CG1DST_XMM4_LO_ZX,
501	BS3CG1DST_XMM5_LO_ZX,
502	BS3CG1DST_XMM6_LO_ZX,
503	BS3CG1DST_XMM7_LO_ZX,
504	BS3CG1DST_XMM8_LO_ZX,
505	BS3CG1DST_XMM9_LO_ZX,
506	BS3CG1DST_XMM10_LO_ZX,
507	BS3CG1DST_XMM11_LO_ZX,
508	BS3CG1DST_XMM12_LO_ZX,
509	BS3CG1DST_XMM13_LO_ZX,
510	BS3CG1DST_XMM14_LO_ZX,
511	BS3CG1DST_XMM15_LO_ZX,
512	BS3CG1DST_XMM0_DW0,
513	BS3CG1DST_XMM1_DW0,
514	BS3CG1DST_XMM2_DW0,
515	BS3CG1DST_XMM3_DW0,
516	BS3CG1DST_XMM4_DW0,
517	BS3CG1DST_XMM5_DW0,
518	BS3CG1DST_XMM6_DW0,
519	BS3CG1DST_XMM7_DW0,
520	BS3CG1DST_XMM8_DW0,
521	BS3CG1DST_XMM9_DW0,
522	BS3CG1DST_XMM10_DW0,
523	BS3CG1DST_XMM11_DW0,
524	BS3CG1DST_XMM12_DW0,
525	BS3CG1DST_XMM13_DW0,
526	BS3CG1DST_XMM14_DW0,
527	BS3CG1DST_XMM15_DW0,
528	/* AVX registers. */
529	BS3CG1DST_YMM0,
530	BS3CG1DST_YMM1,
531	BS3CG1DST_YMM2,
532	BS3CG1DST_YMM3,
533	BS3CG1DST_YMM4,
534	BS3CG1DST_YMM5,
535	BS3CG1DST_YMM6,
536	BS3CG1DST_YMM7,
537	BS3CG1DST_YMM8,
538	BS3CG1DST_YMM9,
539	BS3CG1DST_YMM10,
540	BS3CG1DST_YMM11,
541	BS3CG1DST_YMM12,
542	BS3CG1DST_YMM13,
543	BS3CG1DST_YMM14,
544	BS3CG1DST_YMM15,
545
546	/* Special fields: */
547	BS3CG1DST_SPECIAL_START,
548	BS3CG1DST_VALUE_XCPT = BS3CG1DST_SPECIAL_START, /*< Expected exception based on input or result. /
549
550	BS3CG1DST_END
551	} BS3CG1DST;
552	AssertCompile(BS3CG1DST_END <= 256);
553
554	/** @name Selector opcode definitions.
555	*
556	* Selector programs are very simple, they are zero or more predicate tests
557	* that are ANDed together. If a predicate test fails, the test is skipped.
558	*
559	* One instruction is encoded as byte, where the first bit indicates what kind
560	* of test and the 7 remaining bits indicates which predicate to check.
561	*
562	* @{ */
563	#define BS3CG1SEL_OP_KIND_MASK UINT8_C(0x01) /*< The operator part (put in lower bit to reduce switch value range). /
564	#define BS3CG1SEL_OP_IS_TRUE UINT8_C(0x00) /*< Check that the predicate is true. /
565	#define BS3CG1SEL_OP_IS_FALSE UINT8_C(0x01) /*< Check that the predicate is false. /
566	#define BS3CG1SEL_OP_PRED_SHIFT 1 /*< Shift factor for getting/putting a BS3CG1PRED value into/from a byte. /
567	/** @} */
568
569	/**
570	* Test selector predicates (values are shifted by BS3CG1SEL_OP_PRED_SHIFT).
571	*/
572	typedef enum BS3CG1PRED
573	{
574	BS3CG1PRED_INVALID = 0,
575
576	/* Operand size. */
577	BS3CG1PRED_SIZE_O16,
578	BS3CG1PRED_SIZE_O32,
579	BS3CG1PRED_SIZE_O64,
580	/* Execution ring. */
581	BS3CG1PRED_RING_0,
582	BS3CG1PRED_RING_1,
583	BS3CG1PRED_RING_2,
584	BS3CG1PRED_RING_3,
585	BS3CG1PRED_RING_0_THRU_2,
586	BS3CG1PRED_RING_1_THRU_3,
587	/* Basic code mode. */
588	BS3CG1PRED_CODE_64BIT,
589	BS3CG1PRED_CODE_32BIT,
590	BS3CG1PRED_CODE_16BIT,
591	/* CPU modes. */
592	BS3CG1PRED_MODE_REAL,
593	BS3CG1PRED_MODE_PROT,
594	BS3CG1PRED_MODE_LONG,
595	BS3CG1PRED_MODE_V86,
596	BS3CG1PRED_MODE_SMM,
597	BS3CG1PRED_MODE_VMX,
598	BS3CG1PRED_MODE_SVM,
599	/* Paging on/off */
600	BS3CG1PRED_PAGING_ON,
601	BS3CG1PRED_PAGING_OFF,
602
603	BS3CG1PRED_END
604	} BS3CG1PRED;
605
606
607	/** The test instructions (generated). */
608	extern const BS3CG1INSTR BS3_FAR_DATA g_aBs3Cg1Instructions[];
609	/** The number of test instructions (generated). */
610	extern const uint16_t BS3_FAR_DATA g_cBs3Cg1Instructions;
611	/** The mnemonics (generated).
612	* Variable length sequence of mnemonics that runs in parallel to
613	* g_aBs3Cg1Instructions. */
614	extern const char BS3_FAR_DATA g_achBs3Cg1Mnemonics[];
615	/** The opcodes (generated).
616	* Variable length sequence of opcode bytes that runs in parallel to
617	* g_aBs3Cg1Instructions, advancing by BS3CG1INSTR::cbOpcodes each time. */
618	extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Opcodes[];
619	/** The operands (generated).
620	* Variable length sequence of opcode values (BS3CG1OP) that runs in
621	* parallel to g_aBs3Cg1Instructions, advancing by BS3CG1INSTR::cOperands. */
622	extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Operands[];
623	/** The test data that BS3CG1INSTR.
624	* In order to simplify generating these, we use a byte array. */
625	extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Tests[];
626
627
628	#endif
629

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/ValidationKit/bootsectors/bs3-cpu-generated-1.h@ 66404

Download in other formats: