bs3-cpu-generated-1.h@ 66334

Last change on this file since 66334 was 66334, checked in by vboxsync, 8 years ago
IEM: Fixed UD1 / grp 10 decoding (intel eats modr/m after it).
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 16.4 KB

Line
1	/* $Id: bs3-cpu-generated-1.h 66334 2017-03-29 14:26:23Z vboxsync $ */
2	/** @file
3	* BS3Kit - bs3-cpu-generated-1, common header file.
4	*/
5
6	/*
7	* Copyright (C) 2007-2016 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* The contents of this file may alternatively be used under the terms
18	* of the Common Development and Distribution License Version 1.0
19	* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
20	* VirtualBox OSE distribution, in which case the provisions of the
21	* CDDL are applicable instead of those of the GPL.
22	*
23	* You may elect to license modified versions of this file under the
24	* terms and conditions of either the GPL or the CDDL or both.
25	*/
26
27
28	#ifndef ___bs3_cpu_generated_1_h___
29	#define ___bs3_cpu_generated_1_h___
30
31	#include <bs3kit.h>
32	#include <iprt/assert.h>
33
34
35	/**
36	* Operand details.
37	*
38	* Currently simply using the encoding from the reference manuals.
39	*/
40	typedef enum BS3CG1OP
41	{
42	BS3CG1OP_INVALID = 0,
43
44	BS3CG1OP_Eb,
45	BS3CG1OP_Ev,
46	BS3CG1OP_Wss,
47	BS3CG1OP_Wsd,
48	BS3CG1OP_Wps,
49	BS3CG1OP_Wpd,
50	BS3CG1OP_Wdq,
51	BS3CG1OP_WqZxReg,
52
53	BS3CG1OP_Gb,
54	BS3CG1OP_Gv,
55	BS3CG1OP_Uq,
56	BS3CG1OP_UqHi,
57	BS3CG1OP_Vss,
58	BS3CG1OP_Vsd,
59	BS3CG1OP_Vps,
60	BS3CG1OP_Vpd,
61	BS3CG1OP_Vq,
62	BS3CG1OP_Vdq,
63
64	BS3CG1OP_Ib,
65	BS3CG1OP_Iz,
66
67	BS3CG1OP_AL,
68	BS3CG1OP_rAX,
69
70	BS3CG1OP_Ma,
71	BS3CG1OP_MbRO,
72	BS3CG1OP_Mq,
73
74	BS3CG1OP_END
75	} BS3CG1OP;
76	/** Pointer to a const operand enum. */
77	typedef const BS3CG1OP BS3_FAR *PCBS3CG1OP;
78
79
80	/**
81	* Instruction encoding format.
82	*
83	* This duplicates some of the info in the operand array, however it makes it
84	* easier to figure out encoding variations.
85	*/
86	typedef enum BS3CG1ENC
87	{
88	BS3CG1ENC_INVALID = 0,
89
90	BS3CG1ENC_MODRM_Eb_Gb,
91	BS3CG1ENC_MODRM_Ev_Gv,
92	BS3CG1ENC_MODRM_Wss_Vss,
93	BS3CG1ENC_MODRM_Wsd_Vsd,
94	BS3CG1ENC_MODRM_Wps_Vps,
95	BS3CG1ENC_MODRM_Wpd_Vpd,
96	BS3CG1ENC_MODRM_WqZxReg_Vq,
97
98	BS3CG1ENC_MODRM_Gb_Eb,
99	BS3CG1ENC_MODRM_Gv_Ev,
100	BS3CG1ENC_MODRM_Gv_Ma, /*< bound instruction /
101	BS3CG1ENC_MODRM_Vq_UqHi,
102	BS3CG1ENC_MODRM_Vq_Mq,
103	BS3CG1ENC_MODRM_Vdq_Wdq,
104	BS3CG1ENC_MODRM_MbRO,
105
106	BS3CG1ENC_FIXED,
107	BS3CG1ENC_FIXED_AL_Ib,
108	BS3CG1ENC_FIXED_rAX_Iz,
109
110	BS3CG1ENC_MODRM_MOD_EQ_3, /*< Unused or invalid instruction. /
111	BS3CG1ENC_MODRM_MOD_NE_3, /*< Unused or invalid instruction. /
112
113	BS3CG1ENC_END
114	} BS3CG1ENC;
115
116
117	/**
118	* Prefix sensitivitiy kind.
119	*/
120	typedef enum BS3CG1PFXKIND
121	{
122	BS3CG1PFXKIND_INVALID = 0,
123
124	BS3CG1PFXKIND_NO_F2_F3_66, /*< No 66, F2 or F3 prefixes allowed as that would alter the meaning. /
125	BS3CG1PFXKIND_REQ_F2, /*< Requires F2 (REPNE) prefix as part of the instr encoding. /
126	BS3CG1PFXKIND_REQ_F3, /*< Requires F3 (REPE) prefix as part of the instr encoding. /
127	BS3CG1PFXKIND_REQ_66, /*< Requires 66 (OP SIZE) prefix as part of the instr encoding. /
128
129	/** @todo more work to be done here... */
130	BS3CG1PFXKIND_MODRM,
131	BS3CG1PFXKIND_MODRM_NO_OP_SIZES,
132
133	BS3CG1PFXKIND_END
134	} BS3CG1PFXKIND;
135
136	/**
137	* CPU selection or CPU ID.
138	*/
139	typedef enum BS3CG1CPU
140	{
141	/** Works with an CPU. */
142	BS3CG1CPU_ANY = 0,
143	BS3CG1CPU_GE_80186,
144	BS3CG1CPU_GE_80286,
145	BS3CG1CPU_GE_80386,
146	BS3CG1CPU_GE_80486,
147	BS3CG1CPU_GE_Pentium,
148
149	BS3CG1CPU_SSE,
150	BS3CG1CPU_SSE2,
151	BS3CG1CPU_SSE3,
152	BS3CG1CPU_AVX,
153	BS3CG1CPU_AVX2,
154	BS3CG1CPU_CLFSH,
155	BS3CG1CPU_CLFLUSHOPT,
156
157	BS3CG1CPU_END
158	} BS3CG1CPU;
159
160
161	/**
162	* SSE & AVX exception types.
163	*/
164	typedef enum BS3CG1XCPTTYPE
165	{
166	BS3CG1XCPTTYPE_NONE = 0,
167	/* SSE: */
168	BS3CG1XCPTTYPE_1,
169	BS3CG1XCPTTYPE_2,
170	BS3CG1XCPTTYPE_3,
171	BS3CG1XCPTTYPE_4,
172	BS3CG1XCPTTYPE_4UA,
173	BS3CG1XCPTTYPE_5,
174	BS3CG1XCPTTYPE_6,
175	BS3CG1XCPTTYPE_7,
176	BS3CG1XCPTTYPE_8,
177	BS3CG1XCPTTYPE_11,
178	BS3CG1XCPTTYPE_12,
179	/* EVEX: */
180	BS3CG1XCPTTYPE_E1,
181	BS3CG1XCPTTYPE_E1NF,
182	BS3CG1XCPTTYPE_E2,
183	BS3CG1XCPTTYPE_E3,
184	BS3CG1XCPTTYPE_E3NF,
185	BS3CG1XCPTTYPE_E4,
186	BS3CG1XCPTTYPE_E4NF,
187	BS3CG1XCPTTYPE_E5,
188	BS3CG1XCPTTYPE_E5NF,
189	BS3CG1XCPTTYPE_E6,
190	BS3CG1XCPTTYPE_E6NF,
191	BS3CG1XCPTTYPE_E7NF,
192	BS3CG1XCPTTYPE_E9,
193	BS3CG1XCPTTYPE_E9NF,
194	BS3CG1XCPTTYPE_E10,
195	BS3CG1XCPTTYPE_E11,
196	BS3CG1XCPTTYPE_E12,
197	BS3CG1XCPTTYPE_E12NF,
198	BS3CG1XCPTTYPE_END
199	} BS3CG1XCPTTYPE;
200	AssertCompile(BS3CG1XCPTTYPE_END <= 32);
201
202
203	/**
204	* Generated instruction info.
205	*/
206	typedef struct BS3CG1INSTR
207	{
208	/** The opcode size. */
209	uint32_t cbOpcodes : 2;
210	/** The number of operands. */
211	uint32_t cOperands : 2;
212	/** The length of the mnemonic. */
213	uint32_t cchMnemonic : 4;
214	/** Whether to advance the mnemonic array pointer. */
215	uint32_t fAdvanceMnemonic : 1;
216	/** Offset into g_abBs3Cg1Tests of the first test. */
217	uint32_t offTests : 23;
218	/** BS3CG1ENC values. */
219	uint32_t enmEncoding : 10;
220	/** BS3CG1PFXKIND values. */
221	uint32_t enmPrefixKind : 4;
222	/** CPU test / CPU ID bit test (BS3CG1CPU). */
223	uint32_t enmCpuTest : 6;
224	/** Exception type (BS3CG1XCPTTYPE) */
225	uint32_t enmXcptType : 5;
226	/** Currently unused bits. */
227	uint32_t uUnused : 6;
228	/** BS3CG1INSTR_F_XXX. */
229	uint32_t fFlags;
230	} BS3CG1INSTR;
231	AssertCompileSize(BS3CG1INSTR, 12);
232	/** Pointer to a const instruction. */
233	typedef BS3CG1INSTR const BS3_FAR *PCBS3CG1INSTR;
234
235
236	/** @name BS3CG1INSTR_F_XXX
237	* @{ */
238	/** Defaults to SS rather than DS. */
239	#define BS3CG1INSTR_F_DEF_SS UINT32_C(0x00000001)
240	/** Invalid instruction in 64-bit mode. */
241	#define BS3CG1INSTR_F_INVALID_64BIT UINT32_C(0x00000002)
242	/** Unused instruction. */
243	#define BS3CG1INSTR_F_UNUSED UINT32_C(0x00000004)
244	/** Invalid instruction. */
245	#define BS3CG1INSTR_F_INVALID UINT32_C(0x00000008)
246	/** @} */
247
248
249	/**
250	* Test header.
251	*/
252	typedef struct BS3CG1TESTHDR
253	{
254	/** The size of the selector program in bytes.
255	* This is also the offset of the input context modification program. */
256	uint32_t cbSelector : 8;
257	/** The size of the input context modification program in bytes.
258	* This immediately follows the selector program. */
259	uint32_t cbInput : 12;
260	/** The size of the output context modification program in bytes.
261	* This immediately follows the input context modification program. The
262	* program takes the result of the input program as starting point. */
263	uint32_t cbOutput : 11;
264	/** Indicates whether this is the last test or not. */
265	uint32_t fLast : 1;
266	} BS3CG1TESTHDR;
267	AssertCompileSize(BS3CG1TESTHDR, 4);
268	/** Pointer to a const test header. */
269	typedef BS3CG1TESTHDR const BS3_FAR *PCBS3CG1TESTHDR;
270
271	/** @name Opcode format for the BS3CG1 context modifier.
272	*
273	* Used by both the input and output context programs.
274	*
275	* The most common operations are encoded as a single byte opcode followed by
276	* one or more immediate bytes with data.
277	*
278	* @{ */
279	#define BS3CG1_CTXOP_SIZE_MASK UINT8_C(0x07)
280	#define BS3CG1_CTXOP_1_BYTE UINT8_C(0x00)
281	#define BS3CG1_CTXOP_2_BYTES UINT8_C(0x01)
282	#define BS3CG1_CTXOP_4_BYTES UINT8_C(0x02)
283	#define BS3CG1_CTXOP_8_BYTES UINT8_C(0x03)
284	#define BS3CG1_CTXOP_16_BYTES UINT8_C(0x04)
285	#define BS3CG1_CTXOP_32_BYTES UINT8_C(0x05)
286	#define BS3CG1_CTXOP_12_BYTES UINT8_C(0x06)
287	#define BS3CG1_CTXOP_SIZE_ESC UINT8_C(0x07) /*< Separate byte encoding the value size following any destination escape byte. /
288
289	#define BS3CG1_CTXOP_DST_MASK UINT8_C(0x18)
290	#define BS3CG1_CTXOP_OP1 UINT8_C(0x00)
291	#define BS3CG1_CTXOP_OP2 UINT8_C(0x08)
292	#define BS3CG1_CTXOP_EFL UINT8_C(0x10)
293	#define BS3CG1_CTXOP_DST_ESC UINT8_C(0x18) /*< Separate byte giving the destination follows immediately. /
294
295	#define BS3CG1_CTXOP_SIGN_EXT UINT8_C(0x20) /*< Whether to sign-extend (set) the immediate value. /
296
297	#define BS3CG1_CTXOP_OPERATOR_MASK UINT8_C(0xc0)
298	#define BS3CG1_CTXOP_ASSIGN UINT8_C(0x00) /*< Simple assignment operator (=) /
299	#define BS3CG1_CTXOP_OR UINT8_C(0x40) /*< OR assignment operator (\|=). /
300	#define BS3CG1_CTXOP_AND UINT8_C(0x80) /*< AND assignment operator (&=). /
301	#define BS3CG1_CTXOP_AND_INV UINT8_C(0xc0) /*< AND assignment operator of the inverted value (&~=). /
302	/** @} */
303
304	/**
305	* Escaped destination values
306	*
307	* These are just uppercased versions of TestInOut.kdFields, where dots are
308	* replaced by underscores.
309	*/
310	typedef enum BS3CG1DST
311	{
312	BS3CG1DST_INVALID = 0,
313	/* Operands. */
314	BS3CG1DST_OP1,
315	BS3CG1DST_OP2,
316	BS3CG1DST_OP3,
317	BS3CG1DST_OP4,
318	/* Flags. */
319	BS3CG1DST_EFL,
320	BS3CG1DST_EFL_UNDEF, /*< Special field only valid in output context modifiers: EFLAGS \|= Value & Ouput.EFLAGS; /
321	/* 8-bit GPRs. */
322	BS3CG1DST_AL,
323	BS3CG1DST_CL,
324	BS3CG1DST_DL,
325	BS3CG1DST_BL,
326	BS3CG1DST_AH,
327	BS3CG1DST_CH,
328	BS3CG1DST_DH,
329	BS3CG1DST_BH,
330	BS3CG1DST_SPL,
331	BS3CG1DST_BPL,
332	BS3CG1DST_SIL,
333	BS3CG1DST_DIL,
334	BS3CG1DST_R8L,
335	BS3CG1DST_R9L,
336	BS3CG1DST_R10L,
337	BS3CG1DST_R11L,
338	BS3CG1DST_R12L,
339	BS3CG1DST_R13L,
340	BS3CG1DST_R14L,
341	BS3CG1DST_R15L,
342	/* 16-bit GPRs. */
343	BS3CG1DST_AX,
344	BS3CG1DST_CX,
345	BS3CG1DST_DX,
346	BS3CG1DST_BX,
347	BS3CG1DST_SP,
348	BS3CG1DST_BP,
349	BS3CG1DST_SI,
350	BS3CG1DST_DI,
351	BS3CG1DST_R8W,
352	BS3CG1DST_R9W,
353	BS3CG1DST_R10W,
354	BS3CG1DST_R11W,
355	BS3CG1DST_R12W,
356	BS3CG1DST_R13W,
357	BS3CG1DST_R14W,
358	BS3CG1DST_R15W,
359	/* 32-bit GPRs. */
360	BS3CG1DST_EAX,
361	BS3CG1DST_ECX,
362	BS3CG1DST_EDX,
363	BS3CG1DST_EBX,
364	BS3CG1DST_ESP,
365	BS3CG1DST_EBP,
366	BS3CG1DST_ESI,
367	BS3CG1DST_EDI,
368	BS3CG1DST_R8D,
369	BS3CG1DST_R9D,
370	BS3CG1DST_R10D,
371	BS3CG1DST_R11D,
372	BS3CG1DST_R12D,
373	BS3CG1DST_R13D,
374	BS3CG1DST_R14D,
375	BS3CG1DST_R15D,
376	/* 64-bit GPRs. */
377	BS3CG1DST_RAX,
378	BS3CG1DST_RCX,
379	BS3CG1DST_RDX,
380	BS3CG1DST_RBX,
381	BS3CG1DST_RSP,
382	BS3CG1DST_RBP,
383	BS3CG1DST_RSI,
384	BS3CG1DST_RDI,
385	BS3CG1DST_R8,
386	BS3CG1DST_R9,
387	BS3CG1DST_R10,
388	BS3CG1DST_R11,
389	BS3CG1DST_R12,
390	BS3CG1DST_R13,
391	BS3CG1DST_R14,
392	BS3CG1DST_R15,
393	/* 16-bit, 32-bit or 64-bit registers according to operand size. */
394	BS3CG1DST_OZ_RAX,
395	BS3CG1DST_OZ_RCX,
396	BS3CG1DST_OZ_RDX,
397	BS3CG1DST_OZ_RBX,
398	BS3CG1DST_OZ_RSP,
399	BS3CG1DST_OZ_RBP,
400	BS3CG1DST_OZ_RSI,
401	BS3CG1DST_OZ_RDI,
402	BS3CG1DST_OZ_R8,
403	BS3CG1DST_OZ_R9,
404	BS3CG1DST_OZ_R10,
405	BS3CG1DST_OZ_R11,
406	BS3CG1DST_OZ_R12,
407	BS3CG1DST_OZ_R13,
408	BS3CG1DST_OZ_R14,
409	BS3CG1DST_OZ_R15,
410
411	/* FPU registers. */
412	BS3CG1DST_FPU_FIRST,
413	BS3CG1DST_FCW = BS3CG1DST_FPU_FIRST,
414	BS3CG1DST_FSW,
415	BS3CG1DST_FTW,
416	BS3CG1DST_FOP,
417	BS3CG1DST_FPUIP,
418	BS3CG1DST_FPUCS,
419	BS3CG1DST_FPUDP,
420	BS3CG1DST_FPUDS,
421	BS3CG1DST_MXCSR,
422	BS3CG1DST_MXCSR_MASK,
423	BS3CG1DST_ST0,
424	BS3CG1DST_ST1,
425	BS3CG1DST_ST2,
426	BS3CG1DST_ST3,
427	BS3CG1DST_ST4,
428	BS3CG1DST_ST5,
429	BS3CG1DST_ST6,
430	BS3CG1DST_ST7,
431	/* MMX registers. */
432	BS3CG1DST_MM0,
433	BS3CG1DST_MM1,
434	BS3CG1DST_MM2,
435	BS3CG1DST_MM3,
436	BS3CG1DST_MM4,
437	BS3CG1DST_MM5,
438	BS3CG1DST_MM6,
439	BS3CG1DST_MM7,
440	/* SSE registers. */
441	BS3CG1DST_XMM0,
442	BS3CG1DST_XMM1,
443	BS3CG1DST_XMM2,
444	BS3CG1DST_XMM3,
445	BS3CG1DST_XMM4,
446	BS3CG1DST_XMM5,
447	BS3CG1DST_XMM6,
448	BS3CG1DST_XMM7,
449	BS3CG1DST_XMM8,
450	BS3CG1DST_XMM9,
451	BS3CG1DST_XMM10,
452	BS3CG1DST_XMM11,
453	BS3CG1DST_XMM12,
454	BS3CG1DST_XMM13,
455	BS3CG1DST_XMM14,
456	BS3CG1DST_XMM15,
457	BS3CG1DST_XMM0_LO,
458	BS3CG1DST_XMM1_LO,
459	BS3CG1DST_XMM2_LO,
460	BS3CG1DST_XMM3_LO,
461	BS3CG1DST_XMM4_LO,
462	BS3CG1DST_XMM5_LO,
463	BS3CG1DST_XMM6_LO,
464	BS3CG1DST_XMM7_LO,
465	BS3CG1DST_XMM8_LO,
466	BS3CG1DST_XMM9_LO,
467	BS3CG1DST_XMM10_LO,
468	BS3CG1DST_XMM11_LO,
469	BS3CG1DST_XMM12_LO,
470	BS3CG1DST_XMM13_LO,
471	BS3CG1DST_XMM14_LO,
472	BS3CG1DST_XMM15_LO,
473	BS3CG1DST_XMM0_HI,
474	BS3CG1DST_XMM1_HI,
475	BS3CG1DST_XMM2_HI,
476	BS3CG1DST_XMM3_HI,
477	BS3CG1DST_XMM4_HI,
478	BS3CG1DST_XMM5_HI,
479	BS3CG1DST_XMM6_HI,
480	BS3CG1DST_XMM7_HI,
481	BS3CG1DST_XMM8_HI,
482	BS3CG1DST_XMM9_HI,
483	BS3CG1DST_XMM10_HI,
484	BS3CG1DST_XMM11_HI,
485	BS3CG1DST_XMM12_HI,
486	BS3CG1DST_XMM13_HI,
487	BS3CG1DST_XMM14_HI,
488	BS3CG1DST_XMM15_HI,
489	BS3CG1DST_XMM0_LO_ZX,
490	BS3CG1DST_XMM1_LO_ZX,
491	BS3CG1DST_XMM2_LO_ZX,
492	BS3CG1DST_XMM3_LO_ZX,
493	BS3CG1DST_XMM4_LO_ZX,
494	BS3CG1DST_XMM5_LO_ZX,
495	BS3CG1DST_XMM6_LO_ZX,
496	BS3CG1DST_XMM7_LO_ZX,
497	BS3CG1DST_XMM8_LO_ZX,
498	BS3CG1DST_XMM9_LO_ZX,
499	BS3CG1DST_XMM10_LO_ZX,
500	BS3CG1DST_XMM11_LO_ZX,
501	BS3CG1DST_XMM12_LO_ZX,
502	BS3CG1DST_XMM13_LO_ZX,
503	BS3CG1DST_XMM14_LO_ZX,
504	BS3CG1DST_XMM15_LO_ZX,
505	BS3CG1DST_XMM0_DW0,
506	BS3CG1DST_XMM1_DW0,
507	BS3CG1DST_XMM2_DW0,
508	BS3CG1DST_XMM3_DW0,
509	BS3CG1DST_XMM4_DW0,
510	BS3CG1DST_XMM5_DW0,
511	BS3CG1DST_XMM6_DW0,
512	BS3CG1DST_XMM7_DW0,
513	BS3CG1DST_XMM8_DW0,
514	BS3CG1DST_XMM9_DW0,
515	BS3CG1DST_XMM10_DW0,
516	BS3CG1DST_XMM11_DW0,
517	BS3CG1DST_XMM12_DW0,
518	BS3CG1DST_XMM13_DW0,
519	BS3CG1DST_XMM14_DW0,
520	BS3CG1DST_XMM15_DW0,
521	/* AVX registers. */
522	BS3CG1DST_YMM0,
523	BS3CG1DST_YMM1,
524	BS3CG1DST_YMM2,
525	BS3CG1DST_YMM3,
526	BS3CG1DST_YMM4,
527	BS3CG1DST_YMM5,
528	BS3CG1DST_YMM6,
529	BS3CG1DST_YMM7,
530	BS3CG1DST_YMM8,
531	BS3CG1DST_YMM9,
532	BS3CG1DST_YMM10,
533	BS3CG1DST_YMM11,
534	BS3CG1DST_YMM12,
535	BS3CG1DST_YMM13,
536	BS3CG1DST_YMM14,
537	BS3CG1DST_YMM15,
538
539	/* Special fields: */
540	BS3CG1DST_SPECIAL_START,
541	BS3CG1DST_VALUE_XCPT = BS3CG1DST_SPECIAL_START, /*< Expected exception based on input or result. /
542
543	BS3CG1DST_END
544	} BS3CG1DST;
545	AssertCompile(BS3CG1DST_END <= 256);
546
547	/** @name Selector opcode definitions.
548	*
549	* Selector programs are very simple, they are zero or more predicate tests
550	* that are ANDed together. If a predicate test fails, the test is skipped.
551	*
552	* One instruction is encoded as byte, where the first bit indicates what kind
553	* of test and the 7 remaining bits indicates which predicate to check.
554	*
555	* @{ */
556	#define BS3CG1SEL_OP_KIND_MASK UINT8_C(0x01) /*< The operator part (put in lower bit to reduce switch value range). /
557	#define BS3CG1SEL_OP_IS_TRUE UINT8_C(0x00) /*< Check that the predicate is true. /
558	#define BS3CG1SEL_OP_IS_FALSE UINT8_C(0x01) /*< Check that the predicate is false. /
559	#define BS3CG1SEL_OP_PRED_SHIFT 1 /*< Shift factor for getting/putting a BS3CG1PRED value into/from a byte. /
560	/** @} */
561
562	/**
563	* Test selector predicates (values are shifted by BS3CG1SEL_OP_PRED_SHIFT).
564	*/
565	typedef enum BS3CG1PRED
566	{
567	BS3CG1PRED_INVALID = 0,
568
569	/* Operand size. */
570	BS3CG1PRED_SIZE_O16,
571	BS3CG1PRED_SIZE_O32,
572	BS3CG1PRED_SIZE_O64,
573	/* Execution ring. */
574	BS3CG1PRED_RING_0,
575	BS3CG1PRED_RING_1,
576	BS3CG1PRED_RING_2,
577	BS3CG1PRED_RING_3,
578	BS3CG1PRED_RING_0_THRU_2,
579	BS3CG1PRED_RING_1_THRU_3,
580	/* Basic code mode. */
581	BS3CG1PRED_CODE_64BIT,
582	BS3CG1PRED_CODE_32BIT,
583	BS3CG1PRED_CODE_16BIT,
584	/* CPU modes. */
585	BS3CG1PRED_MODE_REAL,
586	BS3CG1PRED_MODE_PROT,
587	BS3CG1PRED_MODE_LONG,
588	BS3CG1PRED_MODE_V86,
589	BS3CG1PRED_MODE_SMM,
590	BS3CG1PRED_MODE_VMX,
591	BS3CG1PRED_MODE_SVM,
592	/* Paging on/off */
593	BS3CG1PRED_PAGING_ON,
594	BS3CG1PRED_PAGING_OFF,
595
596	BS3CG1PRED_END
597	} BS3CG1PRED;
598
599
600	/** The test instructions (generated). */
601	extern const BS3CG1INSTR BS3_FAR_DATA g_aBs3Cg1Instructions[];
602	/** The number of test instructions (generated). */
603	extern const uint16_t BS3_FAR_DATA g_cBs3Cg1Instructions;
604	/** The mnemonics (generated).
605	* Variable length sequence of mnemonics that runs in parallel to
606	* g_aBs3Cg1Instructions. */
607	extern const char BS3_FAR_DATA g_achBs3Cg1Mnemonics[];
608	/** The opcodes (generated).
609	* Variable length sequence of opcode bytes that runs in parallel to
610	* g_aBs3Cg1Instructions, advancing by BS3CG1INSTR::cbOpcodes each time. */
611	extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Opcodes[];
612	/** The operands (generated).
613	* Variable length sequence of opcode values (BS3CG1OP) that runs in
614	* parallel to g_aBs3Cg1Instructions, advancing by BS3CG1INSTR::cOperands. */
615	extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Operands[];
616	/** The test data that BS3CG1INSTR.
617	* In order to simplify generating these, we use a byte array. */
618	extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Tests[];
619
620
621	#endif
622

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/ValidationKit/bootsectors/bs3-cpu-generated-1.h@ 66334

Download in other formats: