VirtualBox

source: vbox/trunk/src/VBox/VMM/include/PGMInternal.h@ 64770

Last change on this file since 64770 was 64373, checked in by vboxsync, 8 years ago

PDM,Devices: Support for multiple PCI devices/function in a single PDM device.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 195.0 KB
Line 
1/* $Id: PGMInternal.h 64373 2016-10-23 19:03:39Z vboxsync $ */
2/** @file
3 * PGM - Internal header file.
4 */
5
6/*
7 * Copyright (C) 2006-2016 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18#ifndef ___PGMInternal_h
19#define ___PGMInternal_h
20
21#include <VBox/cdefs.h>
22#include <VBox/types.h>
23#include <VBox/err.h>
24#include <VBox/dbg.h>
25#include <VBox/vmm/stam.h>
26#include <VBox/param.h>
27#include <VBox/vmm/vmm.h>
28#include <VBox/vmm/mm.h>
29#include <VBox/vmm/pdmcritsect.h>
30#include <VBox/vmm/pdmapi.h>
31#include <VBox/dis.h>
32#include <VBox/vmm/dbgf.h>
33#include <VBox/log.h>
34#include <VBox/vmm/gmm.h>
35#include <VBox/vmm/hm.h>
36#include <VBox/vmm/hm_vmx.h>
37#include <iprt/asm.h>
38#include <iprt/assert.h>
39#include <iprt/avl.h>
40#include <iprt/critsect.h>
41#include <iprt/list-off32.h>
42#include <iprt/sha.h>
43
44
45
46/** @defgroup grp_pgm_int Internals
47 * @ingroup grp_pgm
48 * @internal
49 * @{
50 */
51
52
53/** @name PGM Compile Time Config
54 * @{
55 */
56
57/**
58 * Indicates that there are no guest mappings in the shadow tables.
59 *
60 * Note! In ring-3 the macro is also used to exclude the managment of the
61 * intermediate context page tables. On 32-bit systems we use the intermediate
62 * context to support 64-bit guest execution. Thus, we cannot fully make it
63 * without mappings there even when VBOX_WITH_RAW_MODE is not defined.
64 *
65 * In raw-mode context there are by design always guest mappings (the code is
66 * executed from one), while in ring-0 there are none at all. Neither context
67 * manages the page tables for intermediate switcher context, that's all done in
68 * ring-3.
69 */
70#if defined(IN_RING0) \
71 || ( !defined(VBOX_WITH_RAW_MODE) \
72 && ( HC_ARCH_BITS != 32 \
73 || !defined(VBOX_WITH_64_BITS_GUESTS) \
74 ) \
75 )
76# define PGM_WITHOUT_MAPPINGS
77#endif
78
79/**
80 * Check and skip global PDEs for non-global flushes
81 */
82#define PGM_SKIP_GLOBAL_PAGEDIRS_ON_NONGLOBAL_FLUSH
83
84/**
85 * Optimization for PAE page tables that are modified often
86 */
87//#if 0 /* disabled again while debugging */
88#ifndef IN_RC
89# define PGMPOOL_WITH_OPTIMIZED_DIRTY_PT
90#endif
91//#endif
92
93/**
94 * Large page support enabled only on 64 bits hosts; applies to nested paging only.
95 */
96#if (HC_ARCH_BITS == 64) && !defined(IN_RC)
97# define PGM_WITH_LARGE_PAGES
98#endif
99
100/**
101 * Enables optimizations for MMIO handlers that exploits X86_TRAP_PF_RSVD and
102 * VMX_EXIT_EPT_MISCONFIG.
103 */
104#if 1 /* testing */
105# define PGM_WITH_MMIO_OPTIMIZATIONS
106#endif
107
108/**
109 * Sync N pages instead of a whole page table
110 */
111#define PGM_SYNC_N_PAGES
112
113/**
114 * Number of pages to sync during a page fault
115 *
116 * When PGMPOOL_WITH_GCPHYS_TRACKING is enabled using high values here
117 * causes a lot of unnecessary extents and also is slower than taking more \#PFs.
118 *
119 * Note that \#PFs are much more expensive in the VT-x/AMD-V case due to
120 * world switch overhead, so let's sync more.
121 */
122# ifdef IN_RING0
123/* Chose 32 based on the compile test in @bugref{4219}; 64 shows worse stats.
124 * 32 again shows better results than 16; slightly more overhead in the \#PF handler,
125 * but ~5% fewer faults.
126 */
127# define PGM_SYNC_NR_PAGES 32
128#else
129# define PGM_SYNC_NR_PAGES 8
130#endif
131
132/**
133 * Number of PGMPhysRead/Write cache entries (must be <= sizeof(uint64_t))
134 */
135#define PGM_MAX_PHYSCACHE_ENTRIES 64
136#define PGM_MAX_PHYSCACHE_ENTRIES_MASK (PGM_MAX_PHYSCACHE_ENTRIES-1)
137
138
139/** @def PGMPOOL_CFG_MAX_GROW
140 * The maximum number of pages to add to the pool in one go.
141 */
142#define PGMPOOL_CFG_MAX_GROW (_256K >> PAGE_SHIFT)
143
144/** @def VBOX_STRICT_PGM_HANDLER_VIRTUAL
145 * Enables some extra assertions for virtual handlers (mainly phys2virt related).
146 */
147#ifdef VBOX_STRICT
148# define VBOX_STRICT_PGM_HANDLER_VIRTUAL
149#endif
150
151/** @def VBOX_WITH_NEW_LAZY_PAGE_ALLOC
152 * Enables the experimental lazy page allocation code. */
153#ifdef DOXYGEN_RUNNING
154# define VBOX_WITH_NEW_LAZY_PAGE_ALLOC
155#endif
156
157/** @def VBOX_WITH_REAL_WRITE_MONITORED_PAGES
158 * Enables real write monitoring of pages, i.e. mapping them read-only and
159 * only making them writable when getting a write access \#PF. */
160#define VBOX_WITH_REAL_WRITE_MONITORED_PAGES
161
162/** @} */
163
164
165/** @name PDPT and PML4 flags.
166 * These are placed in the three bits available for system programs in
167 * the PDPT and PML4 entries.
168 * @{ */
169/** The entry is a permanent one and it's must always be present.
170 * Never free such an entry. */
171#define PGM_PLXFLAGS_PERMANENT RT_BIT_64(10)
172/** Mapping (hypervisor allocated pagetable). */
173#define PGM_PLXFLAGS_MAPPING RT_BIT_64(11)
174/** @} */
175
176/** @name Page directory flags.
177 * These are placed in the three bits available for system programs in
178 * the page directory entries.
179 * @{ */
180/** Mapping (hypervisor allocated pagetable). */
181#define PGM_PDFLAGS_MAPPING RT_BIT_64(10)
182/** Made read-only to facilitate dirty bit tracking. */
183#define PGM_PDFLAGS_TRACK_DIRTY RT_BIT_64(11)
184/** @} */
185
186/** @name Page flags.
187 * These are placed in the three bits available for system programs in
188 * the page entries.
189 * @{ */
190/** Made read-only to facilitate dirty bit tracking. */
191#define PGM_PTFLAGS_TRACK_DIRTY RT_BIT_64(9)
192
193#ifndef PGM_PTFLAGS_CSAM_VALIDATED
194/** Scanned and approved by CSAM (tm).
195 * NOTE: Must be identical to the one defined in CSAMInternal.h!!
196 * @todo Move PGM_PTFLAGS_* and PGM_PDFLAGS_* to VBox/vmm/pgm.h. */
197#define PGM_PTFLAGS_CSAM_VALIDATED RT_BIT_64(11)
198#endif
199
200/** @} */
201
202/** @name Defines used to indicate the shadow and guest paging in the templates.
203 * @{ */
204#define PGM_TYPE_REAL 1
205#define PGM_TYPE_PROT 2
206#define PGM_TYPE_32BIT 3
207#define PGM_TYPE_PAE 4
208#define PGM_TYPE_AMD64 5
209#define PGM_TYPE_NESTED 6
210#define PGM_TYPE_EPT 7
211#define PGM_TYPE_MAX PGM_TYPE_EPT
212/** @} */
213
214/** Macro for checking if the guest is using paging.
215 * @param uGstType PGM_TYPE_*
216 * @param uShwType PGM_TYPE_*
217 * @remark ASSUMES certain order of the PGM_TYPE_* values.
218 */
219#define PGM_WITH_PAGING(uGstType, uShwType) \
220 ( (uGstType) >= PGM_TYPE_32BIT \
221 && (uShwType) != PGM_TYPE_NESTED \
222 && (uShwType) != PGM_TYPE_EPT)
223
224/** Macro for checking if the guest supports the NX bit.
225 * @param uGstType PGM_TYPE_*
226 * @param uShwType PGM_TYPE_*
227 * @remark ASSUMES certain order of the PGM_TYPE_* values.
228 */
229#define PGM_WITH_NX(uGstType, uShwType) \
230 ( (uGstType) >= PGM_TYPE_PAE \
231 && (uShwType) != PGM_TYPE_NESTED \
232 && (uShwType) != PGM_TYPE_EPT)
233
234
235/** @def PGM_HCPHYS_2_PTR
236 * Maps a HC physical page pool address to a virtual address.
237 *
238 * @returns VBox status code.
239 * @param pVM The cross context VM structure.
240 * @param pVCpu The cross context virtual CPU structure of the calling EMT.
241 * @param HCPhys The HC physical address to map to a virtual one.
242 * @param ppv Where to store the virtual address. No need to cast
243 * this.
244 *
245 * @remark Use with care as we don't have so much dynamic mapping space in
246 * ring-0 on 32-bit darwin and in RC.
247 * @remark There is no need to assert on the result.
248 */
249#if defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0) || defined(IN_RC)
250# define PGM_HCPHYS_2_PTR(pVM, pVCpu, HCPhys, ppv) \
251 pgmRZDynMapHCPageInlined(pVCpu, HCPhys, (void **)(ppv) RTLOG_COMMA_SRC_POS)
252#else
253# define PGM_HCPHYS_2_PTR(pVM, pVCpu, HCPhys, ppv) \
254 MMPagePhys2PageEx(pVM, HCPhys, (void **)(ppv))
255#endif
256
257/** @def PGM_GCPHYS_2_PTR_V2
258 * Maps a GC physical page address to a virtual address.
259 *
260 * @returns VBox status code.
261 * @param pVM The cross context VM structure.
262 * @param pVCpu The cross context virtual CPU structure of the calling EMT.
263 * @param GCPhys The GC physical address to map to a virtual one.
264 * @param ppv Where to store the virtual address. No need to cast this.
265 *
266 * @remark Use with care as we don't have so much dynamic mapping space in
267 * ring-0 on 32-bit darwin and in RC.
268 * @remark There is no need to assert on the result.
269 */
270#if defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0) || defined(IN_RC)
271# define PGM_GCPHYS_2_PTR_V2(pVM, pVCpu, GCPhys, ppv) \
272 pgmRZDynMapGCPageV2Inlined(pVM, pVCpu, GCPhys, (void **)(ppv) RTLOG_COMMA_SRC_POS)
273#else
274# define PGM_GCPHYS_2_PTR_V2(pVM, pVCpu, GCPhys, ppv) \
275 pgmPhysGCPhys2R3Ptr(pVM, GCPhys, (PRTR3PTR)(ppv)) /** @todo this isn't asserting! */
276#endif
277
278/** @def PGM_GCPHYS_2_PTR
279 * Maps a GC physical page address to a virtual address.
280 *
281 * @returns VBox status code.
282 * @param pVM The cross context VM structure.
283 * @param GCPhys The GC physical address to map to a virtual one.
284 * @param ppv Where to store the virtual address. No need to cast this.
285 *
286 * @remark Use with care as we don't have so much dynamic mapping space in
287 * ring-0 on 32-bit darwin and in RC.
288 * @remark There is no need to assert on the result.
289 */
290#define PGM_GCPHYS_2_PTR(pVM, GCPhys, ppv) PGM_GCPHYS_2_PTR_V2(pVM, VMMGetCpu(pVM), GCPhys, ppv)
291
292/** @def PGM_GCPHYS_2_PTR_BY_VMCPU
293 * Maps a GC physical page address to a virtual address.
294 *
295 * @returns VBox status code.
296 * @param pVCpu The cross context virtual CPU structure of the calling EMT.
297 * @param GCPhys The GC physical address to map to a virtual one.
298 * @param ppv Where to store the virtual address. No need to cast this.
299 *
300 * @remark Use with care as we don't have so much dynamic mapping space in
301 * ring-0 on 32-bit darwin and in RC.
302 * @remark There is no need to assert on the result.
303 */
304#define PGM_GCPHYS_2_PTR_BY_VMCPU(pVCpu, GCPhys, ppv) PGM_GCPHYS_2_PTR_V2((pVCpu)->CTX_SUFF(pVM), pVCpu, GCPhys, ppv)
305
306/** @def PGM_GCPHYS_2_PTR_EX
307 * Maps a unaligned GC physical page address to a virtual address.
308 *
309 * @returns VBox status code.
310 * @param pVM The cross context VM structure.
311 * @param GCPhys The GC physical address to map to a virtual one.
312 * @param ppv Where to store the virtual address. No need to cast this.
313 *
314 * @remark Use with care as we don't have so much dynamic mapping space in
315 * ring-0 on 32-bit darwin and in RC.
316 * @remark There is no need to assert on the result.
317 */
318#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
319# define PGM_GCPHYS_2_PTR_EX(pVM, GCPhys, ppv) \
320 pgmRZDynMapGCPageOffInlined(VMMGetCpu(pVM), GCPhys, (void **)(ppv) RTLOG_COMMA_SRC_POS)
321#else
322# define PGM_GCPHYS_2_PTR_EX(pVM, GCPhys, ppv) \
323 pgmPhysGCPhys2R3Ptr(pVM, GCPhys, (PRTR3PTR)(ppv)) /** @todo this isn't asserting! */
324#endif
325
326/** @def PGM_DYNMAP_UNUSED_HINT
327 * Hints to the dynamic mapping code in RC and R0/darwin that the specified page
328 * is no longer used.
329 *
330 * For best effect only apply this to the page that was mapped most recently.
331 *
332 * @param pVCpu The cross context virtual CPU structure of the calling EMT.
333 * @param pvPage The pool page.
334 */
335#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
336# ifdef LOG_ENABLED
337# define PGM_DYNMAP_UNUSED_HINT(pVCpu, pvPage) pgmRZDynMapUnusedHint(pVCpu, pvPage, RT_SRC_POS)
338# else
339# define PGM_DYNMAP_UNUSED_HINT(pVCpu, pvPage) pgmRZDynMapUnusedHint(pVCpu, pvPage)
340# endif
341#else
342# define PGM_DYNMAP_UNUSED_HINT(pVCpu, pvPage) do {} while (0)
343#endif
344
345/** @def PGM_DYNMAP_UNUSED_HINT_VM
346 * Hints to the dynamic mapping code in RC and R0/darwin that the specified page
347 * is no longer used.
348 *
349 * For best effect only apply this to the page that was mapped most recently.
350 *
351 * @param pVM The cross context VM structure.
352 * @param pvPage The pool page.
353 */
354#define PGM_DYNMAP_UNUSED_HINT_VM(pVM, pvPage) PGM_DYNMAP_UNUSED_HINT(VMMGetCpu(pVM), pvPage)
355
356
357/** @def PGM_INVL_PG
358 * Invalidates a page.
359 *
360 * @param pVCpu The cross context virtual CPU structure.
361 * @param GCVirt The virtual address of the page to invalidate.
362 */
363#ifdef IN_RC
364# define PGM_INVL_PG(pVCpu, GCVirt) ASMInvalidatePage((uintptr_t)(GCVirt))
365#elif defined(IN_RING0)
366# define PGM_INVL_PG(pVCpu, GCVirt) HMInvalidatePage(pVCpu, (RTGCPTR)(GCVirt))
367#else
368# define PGM_INVL_PG(pVCpu, GCVirt) HMInvalidatePage(pVCpu, (RTGCPTR)(GCVirt))
369#endif
370
371/** @def PGM_INVL_PG_ALL_VCPU
372 * Invalidates a page on all VCPUs
373 *
374 * @param pVM The cross context VM structure.
375 * @param GCVirt The virtual address of the page to invalidate.
376 */
377#ifdef IN_RC
378# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) ASMInvalidatePage((uintptr_t)(GCVirt))
379#elif defined(IN_RING0)
380# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) HMInvalidatePageOnAllVCpus(pVM, (RTGCPTR)(GCVirt))
381#else
382# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) HMInvalidatePageOnAllVCpus(pVM, (RTGCPTR)(GCVirt))
383#endif
384
385/** @def PGM_INVL_BIG_PG
386 * Invalidates a 4MB page directory entry.
387 *
388 * @param pVCpu The cross context virtual CPU structure.
389 * @param GCVirt The virtual address within the page directory to invalidate.
390 */
391#ifdef IN_RC
392# define PGM_INVL_BIG_PG(pVCpu, GCVirt) ASMReloadCR3()
393#elif defined(IN_RING0)
394# define PGM_INVL_BIG_PG(pVCpu, GCVirt) HMFlushTLB(pVCpu)
395#else
396# define PGM_INVL_BIG_PG(pVCpu, GCVirt) HMFlushTLB(pVCpu)
397#endif
398
399/** @def PGM_INVL_VCPU_TLBS()
400 * Invalidates the TLBs of the specified VCPU
401 *
402 * @param pVCpu The cross context virtual CPU structure.
403 */
404#ifdef IN_RC
405# define PGM_INVL_VCPU_TLBS(pVCpu) ASMReloadCR3()
406#elif defined(IN_RING0)
407# define PGM_INVL_VCPU_TLBS(pVCpu) HMFlushTLB(pVCpu)
408#else
409# define PGM_INVL_VCPU_TLBS(pVCpu) HMFlushTLB(pVCpu)
410#endif
411
412/** @def PGM_INVL_ALL_VCPU_TLBS()
413 * Invalidates the TLBs of all VCPUs
414 *
415 * @param pVM The cross context VM structure.
416 */
417#ifdef IN_RC
418# define PGM_INVL_ALL_VCPU_TLBS(pVM) ASMReloadCR3()
419#elif defined(IN_RING0)
420# define PGM_INVL_ALL_VCPU_TLBS(pVM) HMFlushTLBOnAllVCpus(pVM)
421#else
422# define PGM_INVL_ALL_VCPU_TLBS(pVM) HMFlushTLBOnAllVCpus(pVM)
423#endif
424
425
426/** @name Safer Shadow PAE PT/PTE
427 * For helping avoid misinterpreting invalid PAE/AMD64 page table entries as
428 * present.
429 *
430 * @{
431 */
432#if 1
433/**
434 * For making sure that u1Present and X86_PTE_P checks doesn't mistake
435 * invalid entries for present.
436 * @sa X86PTEPAE.
437 */
438typedef union PGMSHWPTEPAE
439{
440 /** Unsigned integer view */
441 X86PGPAEUINT uCareful;
442 /* Not other views. */
443} PGMSHWPTEPAE;
444
445# define PGMSHWPTEPAE_IS_P(Pte) ( ((Pte).uCareful & (X86_PTE_P | X86_PTE_PAE_MBZ_MASK_NX)) == X86_PTE_P )
446# define PGMSHWPTEPAE_IS_RW(Pte) ( !!((Pte).uCareful & X86_PTE_RW))
447# define PGMSHWPTEPAE_IS_US(Pte) ( !!((Pte).uCareful & X86_PTE_US))
448# define PGMSHWPTEPAE_IS_A(Pte) ( !!((Pte).uCareful & X86_PTE_A))
449# define PGMSHWPTEPAE_IS_D(Pte) ( !!((Pte).uCareful & X86_PTE_D))
450# define PGMSHWPTEPAE_IS_TRACK_DIRTY(Pte) ( !!((Pte).uCareful & PGM_PTFLAGS_TRACK_DIRTY) )
451# define PGMSHWPTEPAE_IS_P_RW(Pte) ( ((Pte).uCareful & (X86_PTE_P | X86_PTE_RW | X86_PTE_PAE_MBZ_MASK_NX)) == (X86_PTE_P | X86_PTE_RW) )
452# define PGMSHWPTEPAE_GET_LOG(Pte) ( (Pte).uCareful )
453# define PGMSHWPTEPAE_GET_HCPHYS(Pte) ( (Pte).uCareful & X86_PTE_PAE_PG_MASK )
454# define PGMSHWPTEPAE_GET_U(Pte) ( (Pte).uCareful ) /**< Use with care. */
455# define PGMSHWPTEPAE_SET(Pte, uVal) do { (Pte).uCareful = (uVal); } while (0)
456# define PGMSHWPTEPAE_SET2(Pte, Pte2) do { (Pte).uCareful = (Pte2).uCareful; } while (0)
457# define PGMSHWPTEPAE_ATOMIC_SET(Pte, uVal) do { ASMAtomicWriteU64(&(Pte).uCareful, (uVal)); } while (0)
458# define PGMSHWPTEPAE_ATOMIC_SET2(Pte, Pte2) do { ASMAtomicWriteU64(&(Pte).uCareful, (Pte2).uCareful); } while (0)
459# define PGMSHWPTEPAE_SET_RO(Pte) do { (Pte).uCareful &= ~(X86PGPAEUINT)X86_PTE_RW; } while (0)
460# define PGMSHWPTEPAE_SET_RW(Pte) do { (Pte).uCareful |= X86_PTE_RW; } while (0)
461
462/**
463 * For making sure that u1Present and X86_PTE_P checks doesn't mistake
464 * invalid entries for present.
465 * @sa X86PTPAE.
466 */
467typedef struct PGMSHWPTPAE
468{
469 PGMSHWPTEPAE a[X86_PG_PAE_ENTRIES];
470} PGMSHWPTPAE;
471
472#else
473typedef X86PTEPAE PGMSHWPTEPAE;
474typedef X86PTPAE PGMSHWPTPAE;
475# define PGMSHWPTEPAE_IS_P(Pte) ( (Pte).n.u1Present )
476# define PGMSHWPTEPAE_IS_RW(Pte) ( (Pte).n.u1Write )
477# define PGMSHWPTEPAE_IS_US(Pte) ( (Pte).n.u1User )
478# define PGMSHWPTEPAE_IS_A(Pte) ( (Pte).n.u1Accessed )
479# define PGMSHWPTEPAE_IS_D(Pte) ( (Pte).n.u1Dirty )
480# define PGMSHWPTEPAE_IS_TRACK_DIRTY(Pte) ( !!((Pte).u & PGM_PTFLAGS_TRACK_DIRTY) )
481# define PGMSHWPTEPAE_IS_P_RW(Pte) ( ((Pte).u & (X86_PTE_P | X86_PTE_RW)) == (X86_PTE_P | X86_PTE_RW) )
482# define PGMSHWPTEPAE_GET_LOG(Pte) ( (Pte).u )
483# define PGMSHWPTEPAE_GET_HCPHYS(Pte) ( (Pte).u & X86_PTE_PAE_PG_MASK )
484# define PGMSHWPTEPAE_GET_U(Pte) ( (Pte).u ) /**< Use with care. */
485# define PGMSHWPTEPAE_SET(Pte, uVal) do { (Pte).u = (uVal); } while (0)
486# define PGMSHWPTEPAE_SET2(Pte, Pte2) do { (Pte).u = (Pte2).u; } while (0)
487# define PGMSHWPTEPAE_ATOMIC_SET(Pte, uVal) do { ASMAtomicWriteU64(&(Pte).u, (uVal)); } while (0)
488# define PGMSHWPTEPAE_ATOMIC_SET2(Pte, Pte2) do { ASMAtomicWriteU64(&(Pte).u, (Pte2).u); } while (0)
489# define PGMSHWPTEPAE_SET_RO(Pte) do { (Pte).u &= ~(X86PGPAEUINT)X86_PTE_RW; } while (0)
490# define PGMSHWPTEPAE_SET_RW(Pte) do { (Pte).u |= X86_PTE_RW; } while (0)
491
492#endif
493
494/** Pointer to a shadow PAE PTE. */
495typedef PGMSHWPTEPAE *PPGMSHWPTEPAE;
496/** Pointer to a const shadow PAE PTE. */
497typedef PGMSHWPTEPAE const *PCPGMSHWPTEPAE;
498
499/** Pointer to a shadow PAE page table. */
500typedef PGMSHWPTPAE *PPGMSHWPTPAE;
501/** Pointer to a const shadow PAE page table. */
502typedef PGMSHWPTPAE const *PCPGMSHWPTPAE;
503/** @} */
504
505
506/** Size of the GCPtrConflict array in PGMMAPPING.
507 * @remarks Must be a power of two. */
508#define PGMMAPPING_CONFLICT_MAX 8
509
510/**
511 * Structure for tracking GC Mappings.
512 *
513 * This structure is used by linked list in both GC and HC.
514 */
515typedef struct PGMMAPPING
516{
517 /** Pointer to next entry. */
518 R3PTRTYPE(struct PGMMAPPING *) pNextR3;
519 /** Pointer to next entry. */
520 R0PTRTYPE(struct PGMMAPPING *) pNextR0;
521 /** Pointer to next entry. */
522 RCPTRTYPE(struct PGMMAPPING *) pNextRC;
523 /** Indicate whether this entry is finalized. */
524 bool fFinalized;
525 /** Start Virtual address. */
526 RTGCPTR GCPtr;
527 /** Last Virtual address (inclusive). */
528 RTGCPTR GCPtrLast;
529 /** Range size (bytes). */
530 RTGCPTR cb;
531 /** Pointer to relocation callback function. */
532 R3PTRTYPE(PFNPGMRELOCATE) pfnRelocate;
533 /** User argument to the callback. */
534 R3PTRTYPE(void *) pvUser;
535 /** Mapping description / name. For easing debugging. */
536 R3PTRTYPE(const char *) pszDesc;
537 /** Last 8 addresses that caused conflicts. */
538 RTGCPTR aGCPtrConflicts[PGMMAPPING_CONFLICT_MAX];
539 /** Number of conflicts for this hypervisor mapping. */
540 uint32_t cConflicts;
541 /** Number of page tables. */
542 uint32_t cPTs;
543
544 /** Array of page table mapping data. Each entry
545 * describes one page table. The array can be longer
546 * than the declared length.
547 */
548 struct
549 {
550 /** The HC physical address of the page table. */
551 RTHCPHYS HCPhysPT;
552 /** The HC physical address of the first PAE page table. */
553 RTHCPHYS HCPhysPaePT0;
554 /** The HC physical address of the second PAE page table. */
555 RTHCPHYS HCPhysPaePT1;
556 /** The HC virtual address of the 32-bit page table. */
557 R3PTRTYPE(PX86PT) pPTR3;
558 /** The HC virtual address of the two PAE page table. (i.e 1024 entries instead of 512) */
559 R3PTRTYPE(PPGMSHWPTPAE) paPaePTsR3;
560 /** The RC virtual address of the 32-bit page table. */
561 RCPTRTYPE(PX86PT) pPTRC;
562 /** The RC virtual address of the two PAE page table. */
563 RCPTRTYPE(PPGMSHWPTPAE) paPaePTsRC;
564 /** The R0 virtual address of the 32-bit page table. */
565 R0PTRTYPE(PX86PT) pPTR0;
566 /** The R0 virtual address of the two PAE page table. */
567 R0PTRTYPE(PPGMSHWPTPAE) paPaePTsR0;
568 } aPTs[1];
569} PGMMAPPING;
570/** Pointer to structure for tracking GC Mappings. */
571typedef struct PGMMAPPING *PPGMMAPPING;
572
573
574/**
575 * Physical page access handler type registration.
576 */
577typedef struct PGMPHYSHANDLERTYPEINT
578{
579 /** Number of references. */
580 uint32_t volatile cRefs;
581 /** Magic number (PGMPHYSHANDLERTYPEINT_MAGIC). */
582 uint32_t u32Magic;
583 /** Link of handler types anchored in PGMTREES::HeadPhysHandlerTypes. */
584 RTLISTOFF32NODE ListNode;
585 /** The kind of accesses we're handling. */
586 PGMPHYSHANDLERKIND enmKind;
587 /** The PGM_PAGE_HNDL_PHYS_STATE_XXX value corresponding to enmKind. */
588 uint32_t uState;
589 /** Pointer to RC callback function. */
590 RCPTRTYPE(PFNPGMPHYSHANDLER) pfnHandlerRC;
591 /** Pointer to RC callback function for \#PFs. */
592 RCPTRTYPE(PFNPGMRZPHYSPFHANDLER) pfnPfHandlerRC;
593 /** Pointer to R3 callback function. */
594 R3PTRTYPE(PFNPGMPHYSHANDLER) pfnHandlerR3;
595 /** Pointer to R0 callback function. */
596 R0PTRTYPE(PFNPGMPHYSHANDLER) pfnHandlerR0;
597 /** Pointer to R0 callback function for \#PFs. */
598 R0PTRTYPE(PFNPGMRZPHYSPFHANDLER) pfnPfHandlerR0;
599 /** Description / Name. For easing debugging. */
600 R3PTRTYPE(const char *) pszDesc;
601} PGMPHYSHANDLERTYPEINT;
602/** Pointer to a physical access handler type registration. */
603typedef PGMPHYSHANDLERTYPEINT *PPGMPHYSHANDLERTYPEINT;
604/** Magic value for the physical handler callbacks (Robert A. Heinlein). */
605#define PGMPHYSHANDLERTYPEINT_MAGIC UINT32_C(0x19070707)
606/** Magic value for the physical handler callbacks. */
607#define PGMPHYSHANDLERTYPEINT_MAGIC_DEAD UINT32_C(0x19880508)
608
609/**
610 * Converts a handle to a pointer.
611 * @returns PPGMPHYSHANDLERTYPEINT
612 * @param a_pVM The cross context VM structure.
613 * @param a_hType Physical access handler type handle.
614 */
615#define PGMPHYSHANDLERTYPEINT_FROM_HANDLE(a_pVM, a_hType) ((PPGMPHYSHANDLERTYPEINT)MMHyperHeapOffsetToPtr(a_pVM, a_hType))
616
617
618/**
619 * Physical page access handler structure.
620 *
621 * This is used to keep track of physical address ranges
622 * which are being monitored in some kind of way.
623 */
624typedef struct PGMPHYSHANDLER
625{
626 AVLROGCPHYSNODECORE Core;
627 /** Number of pages to update. */
628 uint32_t cPages;
629 /** Set if we have pages that have been aliased. */
630 uint32_t cAliasedPages;
631 /** Set if we have pages that have temporarily been disabled. */
632 uint32_t cTmpOffPages;
633 /** Registered handler type handle (heap offset). */
634 PGMPHYSHANDLERTYPE hType;
635 /** User argument for RC handlers. */
636 RCPTRTYPE(void *) pvUserRC;
637#if HC_ARCH_BITS == 64
638 RTRCPTR Padding0; /**< Explicit alignment padding. */
639#endif
640 /** User argument for R3 handlers. */
641 R3PTRTYPE(void *) pvUserR3;
642 /** User argument for R0 handlers. */
643 R0PTRTYPE(void *) pvUserR0;
644 /** Description / Name. For easing debugging. */
645 R3PTRTYPE(const char *) pszDesc;
646#ifdef VBOX_WITH_STATISTICS
647 /** Profiling of this handler. */
648 STAMPROFILE Stat;
649#endif
650} PGMPHYSHANDLER;
651/** Pointer to a physical page access handler structure. */
652typedef PGMPHYSHANDLER *PPGMPHYSHANDLER;
653
654/**
655 * Gets the type record for a physical handler (no reference added).
656 * @returns PPGMPHYSHANDLERTYPEINT
657 * @param a_pVM The cross context VM structure.
658 * @param a_pPhysHandler Pointer to the physical handler structure
659 * (PGMPHYSHANDLER).
660 */
661#define PGMPHYSHANDLER_GET_TYPE(a_pVM, a_pPhysHandler) PGMPHYSHANDLERTYPEINT_FROM_HANDLE(a_pVM, (a_pPhysHandler)->hType)
662
663
664#ifdef VBOX_WITH_RAW_MODE
665
666/**
667 * Cache node for the physical addresses covered by a virtual handler.
668 */
669typedef struct PGMPHYS2VIRTHANDLER
670{
671 /** Core node for the tree based on physical ranges. */
672 AVLROGCPHYSNODECORE Core;
673 /** Offset from this struct to the PGMVIRTHANDLER structure. */
674 int32_t offVirtHandler;
675 /** Offset of the next alias relative to this one.
676 * Bit 0 is used for indicating whether we're in the tree.
677 * Bit 1 is used for indicating that we're the head node.
678 */
679 int32_t offNextAlias;
680} PGMPHYS2VIRTHANDLER;
681/** Pointer to a phys to virtual handler structure. */
682typedef PGMPHYS2VIRTHANDLER *PPGMPHYS2VIRTHANDLER;
683
684/** The bit in PGMPHYS2VIRTHANDLER::offNextAlias used to indicate that the
685 * node is in the tree. */
686# define PGMPHYS2VIRTHANDLER_IN_TREE RT_BIT(0)
687/** The bit in PGMPHYS2VIRTHANDLER::offNextAlias used to indicate that the
688 * node is in the head of an alias chain.
689 * The PGMPHYS2VIRTHANDLER_IN_TREE is always set if this bit is set. */
690# define PGMPHYS2VIRTHANDLER_IS_HEAD RT_BIT(1)
691/** The mask to apply to PGMPHYS2VIRTHANDLER::offNextAlias to get the offset. */
692# define PGMPHYS2VIRTHANDLER_OFF_MASK (~(int32_t)3)
693
694
695/**
696 * Virtual page access handler type registration.
697 */
698typedef struct PGMVIRTANDLERTYPEINT
699{
700 /** Number of references. */
701 uint32_t volatile cRefs;
702 /** Magic number (PGMVIRTHANDLERTYPEINT_MAGIC). */
703 uint32_t u32Magic;
704 /** Link of handler types anchored in PGMTREES::HeadVirtHandlerTypes. */
705 RTLISTOFF32NODE ListNode;
706 /** The kind of accesses we're handling. */
707 PGMVIRTHANDLERKIND enmKind;
708 /** The PGM_PAGE_HNDL_PHYS_STATE_XXX value corresponding to enmKind. */
709 uint32_t uState;
710 /** Whether the pvUserRC argument should be automatically relocated or not. */
711 bool fRelocUserRC;
712 bool afPadding[HC_ARCH_BITS == 64 ? 7 : 3];
713 /** Pointer to RC callback function. */
714 RCPTRTYPE(PFNPGMVIRTHANDLER) pfnHandlerRC;
715 /** Pointer to RC callback function for \#PFs. */
716 RCPTRTYPE(PFNPGMRCVIRTPFHANDLER) pfnPfHandlerRC;
717 /** Pointer to the R3 callback function for invalidation. */
718 R3PTRTYPE(PFNPGMR3VIRTINVALIDATE) pfnInvalidateR3;
719 /** Pointer to R3 callback function. */
720 R3PTRTYPE(PFNPGMVIRTHANDLER) pfnHandlerR3;
721 /** Description / Name. For easing debugging. */
722 R3PTRTYPE(const char *) pszDesc;
723} PGMVIRTHANDLERTYPEINT;
724/** Pointer to a virtual access handler type registration. */
725typedef PGMVIRTHANDLERTYPEINT *PPGMVIRTHANDLERTYPEINT;
726/** Magic value for the virtual handler callbacks (Sir Arthur Charles Clarke). */
727# define PGMVIRTHANDLERTYPEINT_MAGIC UINT32_C(0x19171216)
728/** Magic value for the virtual handler callbacks. */
729# define PGMVIRTHANDLERTYPEINT_MAGIC_DEAD UINT32_C(0x20080319)
730
731/**
732 * Converts a handle to a pointer.
733 * @returns PPGMVIRTHANDLERTYPEINT
734 * @param a_pVM The cross context VM structure.
735 * @param a_hType Vitual access handler type handle.
736 */
737# define PGMVIRTHANDLERTYPEINT_FROM_HANDLE(a_pVM, a_hType) ((PPGMVIRTHANDLERTYPEINT)MMHyperHeapOffsetToPtr(a_pVM, a_hType))
738
739
740/**
741 * Virtual page access handler structure.
742 *
743 * This is used to keep track of virtual address ranges
744 * which are being monitored in some kind of way.
745 */
746typedef struct PGMVIRTHANDLER
747{
748 /** Core node for the tree based on virtual ranges. */
749 AVLROGCPTRNODECORE Core;
750 /** Size of the range (in bytes). */
751 uint32_t cb;
752 /** Number of cache pages. */
753 uint32_t cPages;
754 /** Registered handler type handle (heap offset). */
755 PGMVIRTHANDLERTYPE hType;
756 /** User argument for RC handlers. */
757 RCPTRTYPE(void *) pvUserRC;
758 /** User argument for R3 handlers. */
759 R3PTRTYPE(void *) pvUserR3;
760 /** Description / Name. For easing debugging. */
761 R3PTRTYPE(const char *) pszDesc;
762# ifdef VBOX_WITH_STATISTICS
763 /** Profiling of this handler. */
764 STAMPROFILE Stat;
765# endif
766 /** Array of cached physical addresses for the monitored ranged. */
767 PGMPHYS2VIRTHANDLER aPhysToVirt[HC_ARCH_BITS == 32 ? 1 : 2];
768} PGMVIRTHANDLER;
769/** Pointer to a virtual page access handler structure. */
770typedef PGMVIRTHANDLER *PPGMVIRTHANDLER;
771
772/**
773 * Gets the type record for a virtual handler (no reference added).
774 * @returns PPGMVIRTHANDLERTYPEINT
775 * @param a_pVM The cross context VM structure.
776 * @param a_pVirtHandler Pointer to the virtual handler structure
777 * (PGMVIRTHANDLER).
778 */
779# define PGMVIRTANDLER_GET_TYPE(a_pVM, a_pVirtHandler) PGMVIRTHANDLERTYPEINT_FROM_HANDLE(a_pVM, (a_pVirtHandler)->hType)
780
781#endif /* VBOX_WITH_RAW_MODE */
782
783
784/** @name Page type predicates.
785 * @{ */
786#define PGMPAGETYPE_IS_READABLE(type) ( (type) <= PGMPAGETYPE_ROM )
787#define PGMPAGETYPE_IS_WRITEABLE(type) ( (type) <= PGMPAGETYPE_ROM_SHADOW )
788#define PGMPAGETYPE_IS_RWX(type) ( (type) <= PGMPAGETYPE_ROM_SHADOW )
789#define PGMPAGETYPE_IS_ROX(type) ( (type) == PGMPAGETYPE_ROM )
790#define PGMPAGETYPE_IS_NP(type) ( (type) == PGMPAGETYPE_MMIO )
791/** @} */
792
793
794/**
795 * A Physical Guest Page tracking structure.
796 *
797 * The format of this structure is complicated because we have to fit a lot
798 * of information into as few bits as possible. The format is also subject
799 * to change (there is one coming up soon). Which means that for we'll be
800 * using PGM_PAGE_GET_*, PGM_PAGE_IS_ and PGM_PAGE_SET_* macros for *all*
801 * accesses to the structure.
802 */
803typedef union PGMPAGE
804{
805 /** Structured view. */
806 struct
807 {
808 /** 1:0 - The physical handler state (PGM_PAGE_HNDL_PHYS_STATE_*). */
809 uint64_t u2HandlerPhysStateY : 2;
810 /** 3:2 - Paging structure needed to map the page
811 * (PGM_PAGE_PDE_TYPE_*). */
812 uint64_t u2PDETypeY : 2;
813 /** 4 - Indicator of dirty page for fault tolerance tracking. */
814 uint64_t fFTDirtyY : 1;
815 /** 5 - Flag indicating that a write monitored page was written to
816 * when set. */
817 uint64_t fWrittenToY : 1;
818 /** 7:6 - Unused. */
819 uint64_t u2Unused0 : 2;
820 /** 9:8 - The physical handler state (PGM_PAGE_HNDL_VIRT_STATE_*). */
821 uint64_t u2HandlerVirtStateY : 2;
822 /** 11:10 - Unused. */
823 uint64_t u2Unused1 : 2;
824 /** 12:48 - The host physical frame number (shift left to get the
825 * address). */
826 uint64_t HCPhysFN : 36;
827 /** 50:48 - The page state. */
828 uint64_t uStateY : 3;
829 /** 51:53 - The page type (PGMPAGETYPE). */
830 uint64_t uTypeY : 3;
831 /** 63:54 - PTE index for usage tracking (page pool). */
832 uint64_t u10PteIdx : 10;
833
834 /** The GMM page ID.
835 * @remarks In the current implementation, MMIO2 and pages aliased to
836 * MMIO2 pages will be exploiting this field to calculate the
837 * ring-3 mapping address corresponding to the page.
838 * Later we may consider including MMIO2 management into GMM. */
839 uint32_t idPage;
840 /** Usage tracking (page pool). */
841 uint16_t u16TrackingY;
842 /** The number of read locks on this page. */
843 uint8_t cReadLocksY;
844 /** The number of write locks on this page. */
845 uint8_t cWriteLocksY;
846 } s;
847
848 /** 64-bit integer view. */
849 uint64_t au64[2];
850 /** 16-bit view. */
851 uint32_t au32[4];
852 /** 16-bit view. */
853 uint16_t au16[8];
854 /** 8-bit view. */
855 uint8_t au8[16];
856} PGMPAGE;
857AssertCompileSize(PGMPAGE, 16);
858/** Pointer to a physical guest page. */
859typedef PGMPAGE *PPGMPAGE;
860/** Pointer to a const physical guest page. */
861typedef const PGMPAGE *PCPGMPAGE;
862/** Pointer to a physical guest page pointer. */
863typedef PPGMPAGE *PPPGMPAGE;
864
865
866/**
867 * Clears the page structure.
868 * @param a_pPage Pointer to the physical guest page tracking structure.
869 */
870#define PGM_PAGE_CLEAR(a_pPage) \
871 do { \
872 (a_pPage)->au64[0] = 0; \
873 (a_pPage)->au64[1] = 0; \
874 } while (0)
875
876/**
877 * Initializes the page structure.
878 * @param a_pPage Pointer to the physical guest page tracking structure.
879 * @param a_HCPhys The host physical address of the page.
880 * @param a_idPage The (GMM) page ID of the page.
881 * @param a_uType The page type (PGMPAGETYPE).
882 * @param a_uState The page state (PGM_PAGE_STATE_XXX).
883 */
884#define PGM_PAGE_INIT(a_pPage, a_HCPhys, a_idPage, a_uType, a_uState) \
885 do { \
886 RTHCPHYS SetHCPhysTmp = (a_HCPhys); \
887 AssertFatal(!(SetHCPhysTmp & ~UINT64_C(0x0000fffffffff000))); \
888 (a_pPage)->au64[0] = SetHCPhysTmp; \
889 (a_pPage)->au64[1] = 0; \
890 (a_pPage)->s.idPage = (a_idPage); \
891 (a_pPage)->s.uStateY = (a_uState); \
892 (a_pPage)->s.uTypeY = (a_uType); \
893 } while (0)
894
895/**
896 * Initializes the page structure of a ZERO page.
897 * @param a_pPage Pointer to the physical guest page tracking structure.
898 * @param a_pVM The VM handle (for getting the zero page address).
899 * @param a_uType The page type (PGMPAGETYPE).
900 */
901#define PGM_PAGE_INIT_ZERO(a_pPage, a_pVM, a_uType) \
902 PGM_PAGE_INIT((a_pPage), (a_pVM)->pgm.s.HCPhysZeroPg, NIL_GMM_PAGEID, (a_uType), PGM_PAGE_STATE_ZERO)
903
904
905/** @name The Page state, PGMPAGE::uStateY.
906 * @{ */
907/** The zero page.
908 * This is a per-VM page that's never ever mapped writable. */
909#define PGM_PAGE_STATE_ZERO 0
910/** A allocated page.
911 * This is a per-VM page allocated from the page pool (or wherever
912 * we get MMIO2 pages from if the type is MMIO2).
913 */
914#define PGM_PAGE_STATE_ALLOCATED 1
915/** A allocated page that's being monitored for writes.
916 * The shadow page table mappings are read-only. When a write occurs, the
917 * fWrittenTo member is set, the page remapped as read-write and the state
918 * moved back to allocated. */
919#define PGM_PAGE_STATE_WRITE_MONITORED 2
920/** The page is shared, aka. copy-on-write.
921 * This is a page that's shared with other VMs. */
922#define PGM_PAGE_STATE_SHARED 3
923/** The page is ballooned, so no longer available for this VM. */
924#define PGM_PAGE_STATE_BALLOONED 4
925/** @} */
926
927
928/** Asserts lock ownership in some of the PGM_PAGE_XXX macros. */
929#if defined(VBOX_STRICT) && 0 /** @todo triggers in pgmRZDynMapGCPageV2Inlined */
930# define PGM_PAGE_ASSERT_LOCK(a_pVM) PGM_LOCK_ASSERT_OWNER(a_pVM)
931#else
932# define PGM_PAGE_ASSERT_LOCK(a_pVM) do { } while (0)
933#endif
934
935/**
936 * Gets the page state.
937 * @returns page state (PGM_PAGE_STATE_*).
938 * @param a_pPage Pointer to the physical guest page tracking structure.
939 *
940 * @remarks See PGM_PAGE_GET_HCPHYS_NA for remarks about GCC and strict
941 * builds.
942 */
943#define PGM_PAGE_GET_STATE_NA(a_pPage) ( (a_pPage)->s.uStateY )
944#if defined(__GNUC__) && defined(VBOX_STRICT)
945# define PGM_PAGE_GET_STATE(a_pPage) __extension__ ({ PGM_PAGE_ASSERT_LOCK(pVM); PGM_PAGE_GET_STATE_NA(a_pPage); })
946#else
947# define PGM_PAGE_GET_STATE PGM_PAGE_GET_STATE_NA
948#endif
949
950/**
951 * Sets the page state.
952 * @param a_pVM The VM handle, only used for lock ownership assertions.
953 * @param a_pPage Pointer to the physical guest page tracking structure.
954 * @param a_uState The new page state.
955 */
956#define PGM_PAGE_SET_STATE(a_pVM, a_pPage, a_uState) \
957 do { (a_pPage)->s.uStateY = (a_uState); PGM_PAGE_ASSERT_LOCK(a_pVM); } while (0)
958
959
960/**
961 * Gets the host physical address of the guest page.
962 * @returns host physical address (RTHCPHYS).
963 * @param a_pPage Pointer to the physical guest page tracking structure.
964 *
965 * @remarks In strict builds on gcc platforms, this macro will make some ugly
966 * assumption about a valid pVM variable/parameter being in the
967 * current context. It will use this pVM variable to assert that the
968 * PGM lock is held. Use the PGM_PAGE_GET_HCPHYS_NA in contexts where
969 * pVM is not around.
970 */
971#if 0
972# define PGM_PAGE_GET_HCPHYS_NA(a_pPage) ( (a_pPage)->s.HCPhysFN << 12 )
973# define PGM_PAGE_GET_HCPHYS PGM_PAGE_GET_HCPHYS_NA
974#else
975# define PGM_PAGE_GET_HCPHYS_NA(a_pPage) ( (a_pPage)->au64[0] & UINT64_C(0x0000fffffffff000) )
976# if defined(__GNUC__) && defined(VBOX_STRICT)
977# define PGM_PAGE_GET_HCPHYS(a_pPage) __extension__ ({ PGM_PAGE_ASSERT_LOCK(pVM); PGM_PAGE_GET_HCPHYS_NA(a_pPage); })
978# else
979# define PGM_PAGE_GET_HCPHYS PGM_PAGE_GET_HCPHYS_NA
980# endif
981#endif
982
983/**
984 * Sets the host physical address of the guest page.
985 *
986 * @param a_pVM The VM handle, only used for lock ownership assertions.
987 * @param a_pPage Pointer to the physical guest page tracking structure.
988 * @param a_HCPhys The new host physical address.
989 */
990#define PGM_PAGE_SET_HCPHYS(a_pVM, a_pPage, a_HCPhys) \
991 do { \
992 RTHCPHYS const SetHCPhysTmp = (a_HCPhys); \
993 AssertFatal(!(SetHCPhysTmp & ~UINT64_C(0x0000fffffffff000))); \
994 (a_pPage)->s.HCPhysFN = SetHCPhysTmp >> 12; \
995 PGM_PAGE_ASSERT_LOCK(a_pVM); \
996 } while (0)
997
998/**
999 * Get the Page ID.
1000 * @returns The Page ID; NIL_GMM_PAGEID if it's a ZERO page.
1001 * @param a_pPage Pointer to the physical guest page tracking structure.
1002 */
1003#define PGM_PAGE_GET_PAGEID(a_pPage) ( (uint32_t)(a_pPage)->s.idPage )
1004
1005/**
1006 * Sets the Page ID.
1007 * @param a_pVM The VM handle, only used for lock ownership assertions.
1008 * @param a_pPage Pointer to the physical guest page tracking structure.
1009 * @param a_idPage The new page ID.
1010 */
1011#define PGM_PAGE_SET_PAGEID(a_pVM, a_pPage, a_idPage) \
1012 do { \
1013 (a_pPage)->s.idPage = (a_idPage); \
1014 PGM_PAGE_ASSERT_LOCK(a_pVM); \
1015 } while (0)
1016
1017/**
1018 * Get the Chunk ID.
1019 * @returns The Chunk ID; NIL_GMM_CHUNKID if it's a ZERO page.
1020 * @param a_pPage Pointer to the physical guest page tracking structure.
1021 */
1022#define PGM_PAGE_GET_CHUNKID(a_pPage) ( PGM_PAGE_GET_PAGEID(a_pPage) >> GMM_CHUNKID_SHIFT )
1023
1024/**
1025 * Get the index of the page within the allocation chunk.
1026 * @returns The page index.
1027 * @param a_pPage Pointer to the physical guest page tracking structure.
1028 */
1029#define PGM_PAGE_GET_PAGE_IN_CHUNK(a_pPage) ( PGM_PAGE_GET_PAGEID(a_pPage) & GMM_PAGEID_IDX_MASK )
1030
1031/**
1032 * Gets the page type.
1033 * @returns The page type.
1034 * @param a_pPage Pointer to the physical guest page tracking structure.
1035 *
1036 * @remarks See PGM_PAGE_GET_HCPHYS_NA for remarks about GCC and strict
1037 * builds.
1038 */
1039#define PGM_PAGE_GET_TYPE_NA(a_pPage) ( (a_pPage)->s.uTypeY )
1040#if defined(__GNUC__) && defined(VBOX_STRICT)
1041# define PGM_PAGE_GET_TYPE(a_pPage) __extension__ ({ PGM_PAGE_ASSERT_LOCK(pVM); PGM_PAGE_GET_TYPE_NA(a_pPage); })
1042#else
1043# define PGM_PAGE_GET_TYPE PGM_PAGE_GET_TYPE_NA
1044#endif
1045
1046/**
1047 * Sets the page type.
1048 *
1049 * @param a_pVM The VM handle, only used for lock ownership assertions.
1050 * @param a_pPage Pointer to the physical guest page tracking structure.
1051 * @param a_enmType The new page type (PGMPAGETYPE).
1052 */
1053#define PGM_PAGE_SET_TYPE(a_pVM, a_pPage, a_enmType) \
1054 do { (a_pPage)->s.uTypeY = (a_enmType); PGM_PAGE_ASSERT_LOCK(a_pVM); } while (0)
1055
1056/**
1057 * Gets the page table index
1058 * @returns The page table index.
1059 * @param a_pPage Pointer to the physical guest page tracking structure.
1060 */
1061#define PGM_PAGE_GET_PTE_INDEX(a_pPage) ( (a_pPage)->s.u10PteIdx )
1062
1063/**
1064 * Sets the page table index.
1065 * @param a_pVM The VM handle, only used for lock ownership assertions.
1066 * @param a_pPage Pointer to the physical guest page tracking structure.
1067 * @param a_iPte New page table index.
1068 */
1069#define PGM_PAGE_SET_PTE_INDEX(a_pVM, a_pPage, a_iPte) \
1070 do { (a_pPage)->s.u10PteIdx = (a_iPte); PGM_PAGE_ASSERT_LOCK(a_pVM); } while (0)
1071
1072/**
1073 * Checks if the page is marked for MMIO, no MMIO2 aliasing.
1074 * @returns true/false.
1075 * @param a_pPage Pointer to the physical guest page tracking structure.
1076 */
1077#define PGM_PAGE_IS_MMIO(a_pPage) ( (a_pPage)->s.uTypeY == PGMPAGETYPE_MMIO )
1078
1079/**
1080 * Checks if the page is marked for MMIO, including both aliases.
1081 * @returns true/false.
1082 * @param a_pPage Pointer to the physical guest page tracking structure.
1083 */
1084#define PGM_PAGE_IS_MMIO_OR_ALIAS(a_pPage) ( (a_pPage)->s.uTypeY == PGMPAGETYPE_MMIO \
1085 || (a_pPage)->s.uTypeY == PGMPAGETYPE_MMIO2_ALIAS_MMIO \
1086 || (a_pPage)->s.uTypeY == PGMPAGETYPE_SPECIAL_ALIAS_MMIO \
1087 )
1088
1089/**
1090 * Checks if the page is marked for MMIO, including special aliases.
1091 * @returns true/false.
1092 * @param a_pPage Pointer to the physical guest page tracking structure.
1093 */
1094#define PGM_PAGE_IS_MMIO_OR_SPECIAL_ALIAS(a_pPage) ( (a_pPage)->s.uTypeY == PGMPAGETYPE_MMIO \
1095 || (a_pPage)->s.uTypeY == PGMPAGETYPE_SPECIAL_ALIAS_MMIO )
1096
1097/**
1098 * Checks if the page is a special aliased MMIO page.
1099 * @returns true/false.
1100 * @param a_pPage Pointer to the physical guest page tracking structure.
1101 */
1102#define PGM_PAGE_IS_SPECIAL_ALIAS_MMIO(a_pPage) ( (a_pPage)->s.uTypeY == PGMPAGETYPE_SPECIAL_ALIAS_MMIO )
1103
1104/**
1105 * Checks if the page is backed by the ZERO page.
1106 * @returns true/false.
1107 * @param a_pPage Pointer to the physical guest page tracking structure.
1108 */
1109#define PGM_PAGE_IS_ZERO(a_pPage) ( (a_pPage)->s.uStateY == PGM_PAGE_STATE_ZERO )
1110
1111/**
1112 * Checks if the page is backed by a SHARED page.
1113 * @returns true/false.
1114 * @param a_pPage Pointer to the physical guest page tracking structure.
1115 */
1116#define PGM_PAGE_IS_SHARED(a_pPage) ( (a_pPage)->s.uStateY == PGM_PAGE_STATE_SHARED )
1117
1118/**
1119 * Checks if the page is ballooned.
1120 * @returns true/false.
1121 * @param a_pPage Pointer to the physical guest page tracking structure.
1122 */
1123#define PGM_PAGE_IS_BALLOONED(a_pPage) ( (a_pPage)->s.uStateY == PGM_PAGE_STATE_BALLOONED )
1124
1125/**
1126 * Checks if the page is allocated.
1127 * @returns true/false.
1128 * @param a_pPage Pointer to the physical guest page tracking structure.
1129 */
1130#define PGM_PAGE_IS_ALLOCATED(a_pPage) ( (a_pPage)->s.uStateY == PGM_PAGE_STATE_ALLOCATED )
1131
1132/**
1133 * Marks the page as written to (for GMM change monitoring).
1134 * @param a_pVM The VM handle, only used for lock ownership assertions.
1135 * @param a_pPage Pointer to the physical guest page tracking structure.
1136 */
1137#define PGM_PAGE_SET_WRITTEN_TO(a_pVM, a_pPage) \
1138 do { (a_pPage)->s.fWrittenToY = 1; PGM_PAGE_ASSERT_LOCK(a_pVM); } while (0)
1139
1140/**
1141 * Clears the written-to indicator.
1142 * @param a_pVM The VM handle, only used for lock ownership assertions.
1143 * @param a_pPage Pointer to the physical guest page tracking structure.
1144 */
1145#define PGM_PAGE_CLEAR_WRITTEN_TO(a_pVM, a_pPage) \
1146 do { (a_pPage)->s.fWrittenToY = 0; PGM_PAGE_ASSERT_LOCK(a_pVM); } while (0)
1147
1148/**
1149 * Checks if the page was marked as written-to.
1150 * @returns true/false.
1151 * @param a_pPage Pointer to the physical guest page tracking structure.
1152 */
1153#define PGM_PAGE_IS_WRITTEN_TO(a_pPage) ( (a_pPage)->s.fWrittenToY )
1154
1155/**
1156 * Marks the page as dirty for FTM
1157 * @param a_pPage Pointer to the physical guest page tracking structure.
1158 */
1159#define PGM_PAGE_SET_FT_DIRTY(a_pPage) do { (a_pPage)->s.fFTDirtyY = 1; } while (0)
1160
1161/**
1162 * Clears the FTM dirty indicator
1163 * @param a_pPage Pointer to the physical guest page tracking structure.
1164 */
1165#define PGM_PAGE_CLEAR_FT_DIRTY(a_pPage) do { (a_pPage)->s.fFTDirtyY = 0; } while (0)
1166
1167/**
1168 * Checks if the page was marked as dirty for FTM
1169 * @returns true/false.
1170 * @param a_pPage Pointer to the physical guest page tracking structure.
1171 */
1172#define PGM_PAGE_IS_FT_DIRTY(a_pPage) ( (a_pPage)->s.fFTDirtyY )
1173
1174
1175/** @name PT usage values (PGMPAGE::u2PDEType).
1176 *
1177 * @{ */
1178/** Either as a PT or PDE. */
1179#define PGM_PAGE_PDE_TYPE_DONTCARE 0
1180/** Must use a page table to map the range. */
1181#define PGM_PAGE_PDE_TYPE_PT 1
1182/** Can use a page directory entry to map the continuous range. */
1183#define PGM_PAGE_PDE_TYPE_PDE 2
1184/** Can use a page directory entry to map the continuous range - temporarily disabled (by page monitoring). */
1185#define PGM_PAGE_PDE_TYPE_PDE_DISABLED 3
1186/** @} */
1187
1188/**
1189 * Set the PDE type of the page
1190 * @param a_pVM The VM handle, only used for lock ownership assertions.
1191 * @param a_pPage Pointer to the physical guest page tracking structure.
1192 * @param a_uType PGM_PAGE_PDE_TYPE_*.
1193 */
1194#define PGM_PAGE_SET_PDE_TYPE(a_pVM, a_pPage, a_uType) \
1195 do { (a_pPage)->s.u2PDETypeY = (a_uType); PGM_PAGE_ASSERT_LOCK(a_pVM); } while (0)
1196
1197/**
1198 * Checks if the page was marked being part of a large page
1199 * @returns true/false.
1200 * @param a_pPage Pointer to the physical guest page tracking structure.
1201 */
1202#define PGM_PAGE_GET_PDE_TYPE(a_pPage) ( (a_pPage)->s.u2PDETypeY )
1203
1204/** Enabled optimized access handler tests.
1205 * These optimizations makes ASSUMPTIONS about the state values and the s1
1206 * layout. When enabled, the compiler should normally generate more compact
1207 * code.
1208 */
1209#define PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS 1
1210
1211/** @name Physical Access Handler State values (PGMPAGE::u2HandlerPhysStateY).
1212 *
1213 * @remarks The values are assigned in order of priority, so we can calculate
1214 * the correct state for a page with different handlers installed.
1215 * @{ */
1216/** No handler installed. */
1217#define PGM_PAGE_HNDL_PHYS_STATE_NONE 0
1218/** Monitoring is temporarily disabled. */
1219#define PGM_PAGE_HNDL_PHYS_STATE_DISABLED 1
1220/** Write access is monitored. */
1221#define PGM_PAGE_HNDL_PHYS_STATE_WRITE 2
1222/** All access is monitored. */
1223#define PGM_PAGE_HNDL_PHYS_STATE_ALL 3
1224/** @} */
1225
1226/**
1227 * Gets the physical access handler state of a page.
1228 * @returns PGM_PAGE_HNDL_PHYS_STATE_* value.
1229 * @param a_pPage Pointer to the physical guest page tracking structure.
1230 */
1231#define PGM_PAGE_GET_HNDL_PHYS_STATE(a_pPage) ( (a_pPage)->s.u2HandlerPhysStateY )
1232
1233/**
1234 * Sets the physical access handler state of a page.
1235 * @param a_pPage Pointer to the physical guest page tracking structure.
1236 * @param a_uState The new state value.
1237 */
1238#define PGM_PAGE_SET_HNDL_PHYS_STATE(a_pPage, a_uState) \
1239 do { (a_pPage)->s.u2HandlerPhysStateY = (a_uState); } while (0)
1240
1241/**
1242 * Checks if the page has any physical access handlers, including temporarily disabled ones.
1243 * @returns true/false
1244 * @param a_pPage Pointer to the physical guest page tracking structure.
1245 */
1246#define PGM_PAGE_HAS_ANY_PHYSICAL_HANDLERS(a_pPage) \
1247 ( PGM_PAGE_GET_HNDL_PHYS_STATE(a_pPage) != PGM_PAGE_HNDL_PHYS_STATE_NONE )
1248
1249/**
1250 * Checks if the page has any active physical access handlers.
1251 * @returns true/false
1252 * @param a_pPage Pointer to the physical guest page tracking structure.
1253 */
1254#define PGM_PAGE_HAS_ACTIVE_PHYSICAL_HANDLERS(a_pPage) \
1255 ( PGM_PAGE_GET_HNDL_PHYS_STATE(a_pPage) >= PGM_PAGE_HNDL_PHYS_STATE_WRITE )
1256
1257
1258/** @name Virtual Access Handler State values (PGMPAGE::u2HandlerVirtStateY).
1259 *
1260 * @remarks The values are assigned in order of priority, so we can calculate
1261 * the correct state for a page with different handlers installed.
1262 * @{ */
1263/** No handler installed. */
1264#define PGM_PAGE_HNDL_VIRT_STATE_NONE 0
1265/* 1 is reserved so the lineup is identical with the physical ones. */
1266/** Write access is monitored. */
1267#define PGM_PAGE_HNDL_VIRT_STATE_WRITE 2
1268/** All access is monitored. */
1269#define PGM_PAGE_HNDL_VIRT_STATE_ALL 3
1270/** @} */
1271
1272/**
1273 * Gets the virtual access handler state of a page.
1274 * @returns PGM_PAGE_HNDL_VIRT_STATE_* value.
1275 * @param a_pPage Pointer to the physical guest page tracking structure.
1276 */
1277#define PGM_PAGE_GET_HNDL_VIRT_STATE(a_pPage) ( (a_pPage)->s.u2HandlerVirtStateY )
1278
1279/**
1280 * Sets the virtual access handler state of a page.
1281 * @param a_pPage Pointer to the physical guest page tracking structure.
1282 * @param a_uState The new state value.
1283 */
1284#define PGM_PAGE_SET_HNDL_VIRT_STATE(a_pPage, a_uState) \
1285 do { (a_pPage)->s.u2HandlerVirtStateY = (a_uState); } while (0)
1286
1287/**
1288 * Checks if the page has any virtual access handlers.
1289 * @returns true/false
1290 * @param a_pPage Pointer to the physical guest page tracking structure.
1291 */
1292#define PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS(a_pPage) \
1293 ( PGM_PAGE_GET_HNDL_VIRT_STATE(a_pPage) != PGM_PAGE_HNDL_VIRT_STATE_NONE )
1294
1295/**
1296 * Same as PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS - can't disable pages in
1297 * virtual handlers.
1298 * @returns true/false
1299 * @param a_pPage Pointer to the physical guest page tracking structure.
1300 */
1301#define PGM_PAGE_HAS_ACTIVE_VIRTUAL_HANDLERS(a_pPage) \
1302 PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS(a_pPage)
1303
1304
1305/**
1306 * Checks if the page has any access handlers, including temporarily disabled ones.
1307 * @returns true/false
1308 * @param a_pPage Pointer to the physical guest page tracking structure.
1309 */
1310#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
1311# define PGM_PAGE_HAS_ANY_HANDLERS(a_pPage) \
1312 ( ((a_pPage)->au32[0] & UINT16_C(0x0303)) != 0 )
1313#else
1314# define PGM_PAGE_HAS_ANY_HANDLERS(a_pPage) \
1315 ( PGM_PAGE_GET_HNDL_PHYS_STATE(a_pPage) != PGM_PAGE_HNDL_PHYS_STATE_NONE \
1316 || PGM_PAGE_GET_HNDL_VIRT_STATE(a_pPage) != PGM_PAGE_HNDL_VIRT_STATE_NONE )
1317#endif
1318
1319/**
1320 * Checks if the page has any active access handlers.
1321 * @returns true/false
1322 * @param a_pPage Pointer to the physical guest page tracking structure.
1323 */
1324#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
1325# define PGM_PAGE_HAS_ACTIVE_HANDLERS(a_pPage) \
1326 ( ((a_pPage)->au32[0] & UINT16_C(0x0202)) != 0 )
1327#else
1328# define PGM_PAGE_HAS_ACTIVE_HANDLERS(a_pPage) \
1329 ( PGM_PAGE_GET_HNDL_PHYS_STATE(a_pPage) >= PGM_PAGE_HNDL_PHYS_STATE_WRITE \
1330 || PGM_PAGE_GET_HNDL_VIRT_STATE(a_pPage) >= PGM_PAGE_HNDL_VIRT_STATE_WRITE )
1331#endif
1332
1333/**
1334 * Checks if the page has any active access handlers catching all accesses.
1335 * @returns true/false
1336 * @param a_pPage Pointer to the physical guest page tracking structure.
1337 */
1338#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
1339# define PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(a_pPage) \
1340 ( ( ((a_pPage)->au8[0] | (a_pPage)->au8[1]) & UINT8_C(0x3) ) \
1341 == PGM_PAGE_HNDL_PHYS_STATE_ALL )
1342#else
1343# define PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(a_pPage) \
1344 ( PGM_PAGE_GET_HNDL_PHYS_STATE(a_pPage) == PGM_PAGE_HNDL_PHYS_STATE_ALL \
1345 || PGM_PAGE_GET_HNDL_VIRT_STATE(a_pPage) == PGM_PAGE_HNDL_VIRT_STATE_ALL )
1346#endif
1347
1348
1349/** @def PGM_PAGE_GET_TRACKING
1350 * Gets the packed shadow page pool tracking data associated with a guest page.
1351 * @returns uint16_t containing the data.
1352 * @param a_pPage Pointer to the physical guest page tracking structure.
1353 */
1354#define PGM_PAGE_GET_TRACKING_NA(a_pPage) ( (a_pPage)->s.u16TrackingY )
1355#if defined(__GNUC__) && defined(VBOX_STRICT)
1356# define PGM_PAGE_GET_TRACKING(a_pPage) __extension__ ({ PGM_PAGE_ASSERT_LOCK(pVM); PGM_PAGE_GET_TRACKING_NA(a_pPage); })
1357#else
1358# define PGM_PAGE_GET_TRACKING PGM_PAGE_GET_TRACKING_NA
1359#endif
1360
1361/** @def PGM_PAGE_SET_TRACKING
1362 * Sets the packed shadow page pool tracking data associated with a guest page.
1363 * @param a_pVM The VM handle, only used for lock ownership assertions.
1364 * @param a_pPage Pointer to the physical guest page tracking structure.
1365 * @param a_u16TrackingData The tracking data to store.
1366 */
1367#define PGM_PAGE_SET_TRACKING(a_pVM, a_pPage, a_u16TrackingData) \
1368 do { (a_pPage)->s.u16TrackingY = (a_u16TrackingData); PGM_PAGE_ASSERT_LOCK(a_pVM); } while (0)
1369
1370/** @def PGM_PAGE_GET_TD_CREFS
1371 * Gets the @a cRefs tracking data member.
1372 * @returns cRefs.
1373 * @param a_pPage Pointer to the physical guest page tracking structure.
1374 */
1375#define PGM_PAGE_GET_TD_CREFS(a_pPage) \
1376 ((PGM_PAGE_GET_TRACKING(a_pPage) >> PGMPOOL_TD_CREFS_SHIFT) & PGMPOOL_TD_CREFS_MASK)
1377#define PGM_PAGE_GET_TD_CREFS_NA(a_pPage) \
1378 ((PGM_PAGE_GET_TRACKING_NA(a_pPage) >> PGMPOOL_TD_CREFS_SHIFT) & PGMPOOL_TD_CREFS_MASK)
1379
1380/** @def PGM_PAGE_GET_TD_IDX
1381 * Gets the @a idx tracking data member.
1382 * @returns idx.
1383 * @param a_pPage Pointer to the physical guest page tracking structure.
1384 */
1385#define PGM_PAGE_GET_TD_IDX(a_pPage) \
1386 ((PGM_PAGE_GET_TRACKING(a_pPage) >> PGMPOOL_TD_IDX_SHIFT) & PGMPOOL_TD_IDX_MASK)
1387#define PGM_PAGE_GET_TD_IDX_NA(a_pPage) \
1388 ((PGM_PAGE_GET_TRACKING_NA(a_pPage) >> PGMPOOL_TD_IDX_SHIFT) & PGMPOOL_TD_IDX_MASK)
1389
1390
1391/** Max number of locks on a page. */
1392#define PGM_PAGE_MAX_LOCKS UINT8_C(254)
1393
1394/** Get the read lock count.
1395 * @returns count.
1396 * @param a_pPage Pointer to the physical guest page tracking structure.
1397 */
1398#define PGM_PAGE_GET_READ_LOCKS(a_pPage) ( (a_pPage)->s.cReadLocksY )
1399
1400/** Get the write lock count.
1401 * @returns count.
1402 * @param a_pPage Pointer to the physical guest page tracking structure.
1403 */
1404#define PGM_PAGE_GET_WRITE_LOCKS(a_pPage) ( (a_pPage)->s.cWriteLocksY )
1405
1406/** Decrement the read lock counter.
1407 * @param a_pPage Pointer to the physical guest page tracking structure.
1408 */
1409#define PGM_PAGE_DEC_READ_LOCKS(a_pPage) do { --(a_pPage)->s.cReadLocksY; } while (0)
1410
1411/** Decrement the write lock counter.
1412 * @param a_pPage Pointer to the physical guest page tracking structure.
1413 */
1414#define PGM_PAGE_DEC_WRITE_LOCKS(a_pPage) do { --(a_pPage)->s.cWriteLocksY; } while (0)
1415
1416/** Increment the read lock counter.
1417 * @param a_pPage Pointer to the physical guest page tracking structure.
1418 */
1419#define PGM_PAGE_INC_READ_LOCKS(a_pPage) do { ++(a_pPage)->s.cReadLocksY; } while (0)
1420
1421/** Increment the write lock counter.
1422 * @param a_pPage Pointer to the physical guest page tracking structure.
1423 */
1424#define PGM_PAGE_INC_WRITE_LOCKS(a_pPage) do { ++(a_pPage)->s.cWriteLocksY; } while (0)
1425
1426
1427#if 0
1428/** Enables sanity checking of write monitoring using CRC-32. */
1429# define PGMLIVESAVERAMPAGE_WITH_CRC32
1430#endif
1431
1432/**
1433 * Per page live save tracking data.
1434 */
1435typedef struct PGMLIVESAVERAMPAGE
1436{
1437 /** Number of times it has been dirtied. */
1438 uint32_t cDirtied : 24;
1439 /** Whether it is currently dirty. */
1440 uint32_t fDirty : 1;
1441 /** Ignore the page.
1442 * This is used for pages that has been MMIO, MMIO2 or ROM pages once. We will
1443 * deal with these after pausing the VM and DevPCI have said it bit about
1444 * remappings. */
1445 uint32_t fIgnore : 1;
1446 /** Was a ZERO page last time around. */
1447 uint32_t fZero : 1;
1448 /** Was a SHARED page last time around. */
1449 uint32_t fShared : 1;
1450 /** Whether the page is/was write monitored in a previous pass. */
1451 uint32_t fWriteMonitored : 1;
1452 /** Whether the page is/was write monitored earlier in this pass. */
1453 uint32_t fWriteMonitoredJustNow : 1;
1454 /** Bits reserved for future use. */
1455 uint32_t u2Reserved : 2;
1456#ifdef PGMLIVESAVERAMPAGE_WITH_CRC32
1457 /** CRC-32 for the page. This is for internal consistency checks. */
1458 uint32_t u32Crc;
1459#endif
1460} PGMLIVESAVERAMPAGE;
1461#ifdef PGMLIVESAVERAMPAGE_WITH_CRC32
1462AssertCompileSize(PGMLIVESAVERAMPAGE, 8);
1463#else
1464AssertCompileSize(PGMLIVESAVERAMPAGE, 4);
1465#endif
1466/** Pointer to the per page live save tracking data. */
1467typedef PGMLIVESAVERAMPAGE *PPGMLIVESAVERAMPAGE;
1468
1469/** The max value of PGMLIVESAVERAMPAGE::cDirtied. */
1470#define PGMLIVSAVEPAGE_MAX_DIRTIED 0x00fffff0
1471
1472
1473/**
1474 * RAM range for GC Phys to HC Phys conversion.
1475 *
1476 * Can be used for HC Virt to GC Phys and HC Virt to HC Phys
1477 * conversions too, but we'll let MM handle that for now.
1478 *
1479 * This structure is used by linked lists in both GC and HC.
1480 */
1481typedef struct PGMRAMRANGE
1482{
1483 /** Start of the range. Page aligned. */
1484 RTGCPHYS GCPhys;
1485 /** Size of the range. (Page aligned of course). */
1486 RTGCPHYS cb;
1487 /** Pointer to the next RAM range - for R3. */
1488 R3PTRTYPE(struct PGMRAMRANGE *) pNextR3;
1489 /** Pointer to the next RAM range - for R0. */
1490 R0PTRTYPE(struct PGMRAMRANGE *) pNextR0;
1491 /** Pointer to the next RAM range - for RC. */
1492 RCPTRTYPE(struct PGMRAMRANGE *) pNextRC;
1493 /** PGM_RAM_RANGE_FLAGS_* flags. */
1494 uint32_t fFlags;
1495 /** Last address in the range (inclusive). Page aligned (-1). */
1496 RTGCPHYS GCPhysLast;
1497 /** Start of the HC mapping of the range. This is only used for MMIO2. */
1498 R3PTRTYPE(void *) pvR3;
1499 /** Live save per page tracking data. */
1500 R3PTRTYPE(PPGMLIVESAVERAMPAGE) paLSPages;
1501 /** The range description. */
1502 R3PTRTYPE(const char *) pszDesc;
1503 /** Pointer to self - R0 pointer. */
1504 R0PTRTYPE(struct PGMRAMRANGE *) pSelfR0;
1505 /** Pointer to self - RC pointer. */
1506 RCPTRTYPE(struct PGMRAMRANGE *) pSelfRC;
1507
1508 /** Alignment padding. */
1509 RTRCPTR Alignment0;
1510 /** Pointer to the left search three node - ring-3 context. */
1511 R3PTRTYPE(struct PGMRAMRANGE *) pLeftR3;
1512 /** Pointer to the right search three node - ring-3 context. */
1513 R3PTRTYPE(struct PGMRAMRANGE *) pRightR3;
1514 /** Pointer to the left search three node - ring-0 context. */
1515 R0PTRTYPE(struct PGMRAMRANGE *) pLeftR0;
1516 /** Pointer to the right search three node - ring-0 context. */
1517 R0PTRTYPE(struct PGMRAMRANGE *) pRightR0;
1518 /** Pointer to the left search three node - raw-mode context. */
1519 RCPTRTYPE(struct PGMRAMRANGE *) pLeftRC;
1520 /** Pointer to the right search three node - raw-mode context. */
1521 RCPTRTYPE(struct PGMRAMRANGE *) pRightRC;
1522
1523 /** Padding to make aPage aligned on sizeof(PGMPAGE). */
1524#if HC_ARCH_BITS == 32
1525 uint32_t au32Alignment2[HC_ARCH_BITS == 32 ? 2 : 0];
1526#endif
1527 /** Array of physical guest page tracking structures. */
1528 PGMPAGE aPages[1];
1529} PGMRAMRANGE;
1530/** Pointer to RAM range for GC Phys to HC Phys conversion. */
1531typedef PGMRAMRANGE *PPGMRAMRANGE;
1532
1533/** @name PGMRAMRANGE::fFlags
1534 * @{ */
1535/** The RAM range is floating around as an independent guest mapping. */
1536#define PGM_RAM_RANGE_FLAGS_FLOATING RT_BIT(20)
1537/** Ad hoc RAM range for an ROM mapping. */
1538#define PGM_RAM_RANGE_FLAGS_AD_HOC_ROM RT_BIT(21)
1539/** Ad hoc RAM range for an MMIO mapping. */
1540#define PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO RT_BIT(22)
1541/** Ad hoc RAM range for an MMIO2 or pre-registered MMIO mapping. */
1542#define PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO_EX RT_BIT(23)
1543/** @} */
1544
1545/** Tests if a RAM range is an ad hoc one or not.
1546 * @returns true/false.
1547 * @param pRam The RAM range.
1548 */
1549#define PGM_RAM_RANGE_IS_AD_HOC(pRam) \
1550 (!!( (pRam)->fFlags & (PGM_RAM_RANGE_FLAGS_AD_HOC_ROM | PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO | PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO_EX) ) )
1551
1552/** The number of entries in the RAM range TLBs (there is one for each
1553 * context). Must be a power of two. */
1554#define PGM_RAMRANGE_TLB_ENTRIES 8
1555
1556/**
1557 * Calculates the RAM range TLB index for the physical address.
1558 *
1559 * @returns RAM range TLB index.
1560 * @param a_GCPhys The guest physical address.
1561 */
1562#define PGM_RAMRANGE_TLB_IDX(a_GCPhys) ( ((a_GCPhys) >> 20) & (PGM_RAMRANGE_TLB_ENTRIES - 1) )
1563
1564
1565
1566/**
1567 * Per page tracking structure for ROM image.
1568 *
1569 * A ROM image may have a shadow page, in which case we may have two pages
1570 * backing it. This structure contains the PGMPAGE for both while
1571 * PGMRAMRANGE have a copy of the active one. It is important that these
1572 * aren't out of sync in any regard other than page pool tracking data.
1573 */
1574typedef struct PGMROMPAGE
1575{
1576 /** The page structure for the virgin ROM page. */
1577 PGMPAGE Virgin;
1578 /** The page structure for the shadow RAM page. */
1579 PGMPAGE Shadow;
1580 /** The current protection setting. */
1581 PGMROMPROT enmProt;
1582 /** Live save status information. Makes use of unused alignment space. */
1583 struct
1584 {
1585 /** The previous protection value. */
1586 uint8_t u8Prot;
1587 /** Written to flag set by the handler. */
1588 bool fWrittenTo;
1589 /** Whether the shadow page is dirty or not. */
1590 bool fDirty;
1591 /** Whether it was dirtied in the recently. */
1592 bool fDirtiedRecently;
1593 } LiveSave;
1594} PGMROMPAGE;
1595AssertCompileSizeAlignment(PGMROMPAGE, 8);
1596/** Pointer to a ROM page tracking structure. */
1597typedef PGMROMPAGE *PPGMROMPAGE;
1598
1599
1600/**
1601 * A registered ROM image.
1602 *
1603 * This is needed to keep track of ROM image since they generally intrude
1604 * into a PGMRAMRANGE. It also keeps track of additional info like the
1605 * two page sets (read-only virgin and read-write shadow), the current
1606 * state of each page.
1607 *
1608 * Because access handlers cannot easily be executed in a different
1609 * context, the ROM ranges needs to be accessible and in all contexts.
1610 */
1611typedef struct PGMROMRANGE
1612{
1613 /** Pointer to the next range - R3. */
1614 R3PTRTYPE(struct PGMROMRANGE *) pNextR3;
1615 /** Pointer to the next range - R0. */
1616 R0PTRTYPE(struct PGMROMRANGE *) pNextR0;
1617 /** Pointer to the next range - RC. */
1618 RCPTRTYPE(struct PGMROMRANGE *) pNextRC;
1619 /** Pointer alignment */
1620 RTRCPTR RCPtrAlignment;
1621 /** Address of the range. */
1622 RTGCPHYS GCPhys;
1623 /** Address of the last byte in the range. */
1624 RTGCPHYS GCPhysLast;
1625 /** Size of the range. */
1626 RTGCPHYS cb;
1627 /** The flags (PGMPHYS_ROM_FLAGS_*). */
1628 uint32_t fFlags;
1629 /** The saved state range ID. */
1630 uint8_t idSavedState;
1631 /** Alignment padding. */
1632 uint8_t au8Alignment[3];
1633 /** Alignment padding ensuring that aPages is sizeof(PGMROMPAGE) aligned. */
1634 uint32_t au32Alignemnt[HC_ARCH_BITS == 32 ? 5 : 1];
1635 /** The size bits pvOriginal points to. */
1636 uint32_t cbOriginal;
1637 /** Pointer to the original bits when PGMPHYS_ROM_FLAGS_PERMANENT_BINARY was specified.
1638 * This is used for strictness checks. */
1639 R3PTRTYPE(const void *) pvOriginal;
1640 /** The ROM description. */
1641 R3PTRTYPE(const char *) pszDesc;
1642 /** The per page tracking structures. */
1643 PGMROMPAGE aPages[1];
1644} PGMROMRANGE;
1645/** Pointer to a ROM range. */
1646typedef PGMROMRANGE *PPGMROMRANGE;
1647
1648
1649/**
1650 * Live save per page data for an MMIO2 page.
1651 *
1652 * Not using PGMLIVESAVERAMPAGE here because we cannot use normal write monitoring
1653 * of MMIO2 pages. The current approach is using some optimistic SHA-1 +
1654 * CRC-32 for detecting changes as well as special handling of zero pages. This
1655 * is a TEMPORARY measure which isn't perfect, but hopefully it is good enough
1656 * for speeding things up. (We're using SHA-1 and not SHA-256 or SHA-512
1657 * because of speed (2.5x and 6x slower).)
1658 *
1659 * @todo Implement dirty MMIO2 page reporting that can be enabled during live
1660 * save but normally is disabled. Since we can write monitor guest
1661 * accesses on our own, we only need this for host accesses. Shouldn't be
1662 * too difficult for DevVGA, VMMDev might be doable, the planned
1663 * networking fun will be fun since it involves ring-0.
1664 */
1665typedef struct PGMLIVESAVEMMIO2PAGE
1666{
1667 /** Set if the page is considered dirty. */
1668 bool fDirty;
1669 /** The number of scans this page has remained unchanged for.
1670 * Only updated for dirty pages. */
1671 uint8_t cUnchangedScans;
1672 /** Whether this page was zero at the last scan. */
1673 bool fZero;
1674 /** Alignment padding. */
1675 bool fReserved;
1676 /** CRC-32 for the first half of the page.
1677 * This is used together with u32CrcH2 to quickly detect changes in the page
1678 * during the non-final passes. */
1679 uint32_t u32CrcH1;
1680 /** CRC-32 for the second half of the page. */
1681 uint32_t u32CrcH2;
1682 /** SHA-1 for the saved page.
1683 * This is used in the final pass to skip pages without changes. */
1684 uint8_t abSha1Saved[RTSHA1_HASH_SIZE];
1685} PGMLIVESAVEMMIO2PAGE;
1686/** Pointer to a live save status data for an MMIO2 page. */
1687typedef PGMLIVESAVEMMIO2PAGE *PPGMLIVESAVEMMIO2PAGE;
1688
1689/**
1690 * A registered MMIO2 (= Device RAM) or pre-registered MMIO range.
1691 *
1692 * There are a few reason why we need to keep track of these registrations. One
1693 * of them is the deregistration & cleanup stuff, while another is that the
1694 * PGMRAMRANGE associated with such a region may have to be removed from the ram
1695 * range list.
1696 *
1697 * Overlapping with a RAM range has to be 100% or none at all. The pages in the
1698 * existing RAM range must not be ROM nor MMIO. A guru meditation will be
1699 * raised if a partial overlap or an overlap of ROM pages is encountered. On an
1700 * overlap we will free all the existing RAM pages and put in the ram range
1701 * pages instead.
1702 */
1703typedef struct PGMREGMMIORANGE
1704{
1705 /** The owner of the range. (a device) */
1706 PPDMDEVINSR3 pDevInsR3;
1707 /** Pointer to the ring-3 mapping of the allocation, if MMIO2. */
1708 RTR3PTR pvR3;
1709 /** Pointer to the next range - R3. */
1710 R3PTRTYPE(struct PGMREGMMIORANGE *) pNextR3;
1711 /** Flags (PGMREGMMIORANGE_F_XXX). */
1712 uint16_t fFlags;
1713 /** The sub device number (internal PCI config (CFGM) number). */
1714 uint8_t iSubDev;
1715 /** The PCI region number. */
1716 uint8_t iRegion;
1717 /** The saved state range ID. */
1718 uint8_t idSavedState;
1719 /** MMIO2 range identifier, for page IDs (PGMPAGE::s.idPage). */
1720 uint8_t idMmio2;
1721 /** Alignment padding for putting the ram range on a PGMPAGE alignment boundary. */
1722 uint8_t abAlignment[HC_ARCH_BITS == 32 ? 6 : 2];
1723 /** Pointer to the physical handler for MMIO. */
1724 R3PTRTYPE(PPGMPHYSHANDLER) pPhysHandlerR3;
1725 /** Live save per page tracking data for MMIO2. */
1726 R3PTRTYPE(PPGMLIVESAVEMMIO2PAGE) paLSPages;
1727 /** The associated RAM range. */
1728 PGMRAMRANGE RamRange;
1729} PGMREGMMIORANGE;
1730AssertCompileMemberAlignment(PGMREGMMIORANGE, RamRange, 16);
1731/** Pointer to a MMIO2 or pre-registered MMIO range. */
1732typedef PGMREGMMIORANGE *PPGMREGMMIORANGE;
1733
1734/** @name PGMREGMMIORANGE_F_XXX - Registered MMIO range flags.
1735 * @{ */
1736/** Set if it's an MMIO2 range. */
1737#define PGMREGMMIORANGE_F_MMIO2 UINT16_C(0x0001)
1738/** Set if this is the first chunk in the MMIO2 range. */
1739#define PGMREGMMIORANGE_F_FIRST_CHUNK UINT16_C(0x0002)
1740/** Set if this is the last chunk in the MMIO2 range. */
1741#define PGMREGMMIORANGE_F_LAST_CHUNK UINT16_C(0x0004)
1742/** Set if the whole range is mapped. */
1743#define PGMREGMMIORANGE_F_MAPPED UINT16_C(0x0008)
1744/** Set if it's overlapping, clear if not. */
1745#define PGMREGMMIORANGE_F_OVERLAPPING UINT16_C(0x0010)
1746/** @} */
1747
1748
1749/** @name Internal MMIO2 constants.
1750 * @{ */
1751/** The maximum number of MMIO2 ranges. */
1752#define PGM_MMIO2_MAX_RANGES 8
1753/** The maximum number of pages in a MMIO2 range. */
1754#define PGM_MMIO2_MAX_PAGE_COUNT UINT32_C(0x01000000)
1755/** Makes a MMIO2 page ID out of a MMIO2 range ID and page index number. */
1756#define PGM_MMIO2_PAGEID_MAKE(a_idMmio2, a_iPage) ( ((uint32_t)(a_idMmio2) << 24) | (uint32_t)(a_iPage) )
1757/** Gets the MMIO2 range ID from an MMIO2 page ID. */
1758#define PGM_MMIO2_PAGEID_GET_MMIO2_ID(a_idPage) ( (uint8_t)((a_idPage) >> 24) )
1759/** Gets the MMIO2 page index from an MMIO2 page ID. */
1760#define PGM_MMIO2_PAGEID_GET_IDX(a_idPage) ( ((a_idPage) & UINT32_C(0x00ffffff)) )
1761/** @} */
1762
1763
1764
1765/**
1766 * PGMPhysRead/Write cache entry
1767 */
1768typedef struct PGMPHYSCACHEENTRY
1769{
1770 /** R3 pointer to physical page. */
1771 R3PTRTYPE(uint8_t *) pbR3;
1772 /** GC Physical address for cache entry */
1773 RTGCPHYS GCPhys;
1774#if HC_ARCH_BITS == 64 && GC_ARCH_BITS == 32
1775 RTGCPHYS u32Padding0; /**< alignment padding. */
1776#endif
1777} PGMPHYSCACHEENTRY;
1778
1779/**
1780 * PGMPhysRead/Write cache to reduce REM memory access overhead
1781 */
1782typedef struct PGMPHYSCACHE
1783{
1784 /** Bitmap of valid cache entries */
1785 uint64_t aEntries;
1786 /** Cache entries */
1787 PGMPHYSCACHEENTRY Entry[PGM_MAX_PHYSCACHE_ENTRIES];
1788} PGMPHYSCACHE;
1789
1790
1791/** Pointer to an allocation chunk ring-3 mapping. */
1792typedef struct PGMCHUNKR3MAP *PPGMCHUNKR3MAP;
1793/** Pointer to an allocation chunk ring-3 mapping pointer. */
1794typedef PPGMCHUNKR3MAP *PPPGMCHUNKR3MAP;
1795
1796/**
1797 * Ring-3 tracking structure for an allocation chunk ring-3 mapping.
1798 *
1799 * The primary tree (Core) uses the chunk id as key.
1800 */
1801typedef struct PGMCHUNKR3MAP
1802{
1803 /** The key is the chunk id. */
1804 AVLU32NODECORE Core;
1805 /** The time (ChunkR3Map.iNow) this chunk was last used. Used for unmap
1806 * selection. */
1807 uint32_t iLastUsed;
1808 /** The current reference count. */
1809 uint32_t volatile cRefs;
1810 /** The current permanent reference count. */
1811 uint32_t volatile cPermRefs;
1812 /** The mapping address. */
1813 void *pv;
1814} PGMCHUNKR3MAP;
1815
1816/**
1817 * Allocation chunk ring-3 mapping TLB entry.
1818 */
1819typedef struct PGMCHUNKR3MAPTLBE
1820{
1821 /** The chunk id. */
1822 uint32_t volatile idChunk;
1823#if HC_ARCH_BITS == 64
1824 uint32_t u32Padding; /**< alignment padding. */
1825#endif
1826 /** The chunk map. */
1827#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1828 R3PTRTYPE(PPGMCHUNKR3MAP) volatile pChunk;
1829#else
1830 R3R0PTRTYPE(PPGMCHUNKR3MAP) volatile pChunk;
1831#endif
1832} PGMCHUNKR3MAPTLBE;
1833/** Pointer to the an allocation chunk ring-3 mapping TLB entry. */
1834typedef PGMCHUNKR3MAPTLBE *PPGMCHUNKR3MAPTLBE;
1835
1836/** The number of TLB entries in PGMCHUNKR3MAPTLB.
1837 * @remark Must be a power of two value. */
1838#define PGM_CHUNKR3MAPTLB_ENTRIES 64
1839
1840/**
1841 * Allocation chunk ring-3 mapping TLB.
1842 *
1843 * @remarks We use a TLB to speed up lookups by avoiding walking the AVL.
1844 * At first glance this might look kinda odd since AVL trees are
1845 * supposed to give the most optimal lookup times of all trees
1846 * due to their balancing. However, take a tree with 1023 nodes
1847 * in it, that's 10 levels, meaning that most searches has to go
1848 * down 9 levels before they find what they want. This isn't fast
1849 * compared to a TLB hit. There is the factor of cache misses,
1850 * and of course the problem with trees and branch prediction.
1851 * This is why we use TLBs in front of most of the trees.
1852 *
1853 * @todo Generalize this TLB + AVL stuff, shouldn't be all that
1854 * difficult when we switch to the new inlined AVL trees (from kStuff).
1855 */
1856typedef struct PGMCHUNKR3MAPTLB
1857{
1858 /** The TLB entries. */
1859 PGMCHUNKR3MAPTLBE aEntries[PGM_CHUNKR3MAPTLB_ENTRIES];
1860} PGMCHUNKR3MAPTLB;
1861
1862/**
1863 * Calculates the index of a guest page in the Ring-3 Chunk TLB.
1864 * @returns Chunk TLB index.
1865 * @param idChunk The Chunk ID.
1866 */
1867#define PGM_CHUNKR3MAPTLB_IDX(idChunk) ( (idChunk) & (PGM_CHUNKR3MAPTLB_ENTRIES - 1) )
1868
1869
1870/**
1871 * Ring-3 guest page mapping TLB entry.
1872 * @remarks used in ring-0 as well at the moment.
1873 */
1874typedef struct PGMPAGER3MAPTLBE
1875{
1876 /** Address of the page. */
1877 RTGCPHYS volatile GCPhys;
1878 /** The guest page. */
1879#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1880 R3PTRTYPE(PPGMPAGE) volatile pPage;
1881#else
1882 R3R0PTRTYPE(PPGMPAGE) volatile pPage;
1883#endif
1884 /** Pointer to the page mapping tracking structure, PGMCHUNKR3MAP. */
1885#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1886 R3PTRTYPE(PPGMCHUNKR3MAP) volatile pMap;
1887#else
1888 R3R0PTRTYPE(PPGMCHUNKR3MAP) volatile pMap;
1889#endif
1890 /** The address */
1891#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1892 R3PTRTYPE(void *) volatile pv;
1893#else
1894 R3R0PTRTYPE(void *) volatile pv;
1895#endif
1896#if HC_ARCH_BITS == 32
1897 uint32_t u32Padding; /**< alignment padding. */
1898#endif
1899} PGMPAGER3MAPTLBE;
1900/** Pointer to an entry in the HC physical TLB. */
1901typedef PGMPAGER3MAPTLBE *PPGMPAGER3MAPTLBE;
1902
1903
1904/** The number of entries in the ring-3 guest page mapping TLB.
1905 * @remarks The value must be a power of two. */
1906#define PGM_PAGER3MAPTLB_ENTRIES 256
1907
1908/**
1909 * Ring-3 guest page mapping TLB.
1910 * @remarks used in ring-0 as well at the moment.
1911 */
1912typedef struct PGMPAGER3MAPTLB
1913{
1914 /** The TLB entries. */
1915 PGMPAGER3MAPTLBE aEntries[PGM_PAGER3MAPTLB_ENTRIES];
1916} PGMPAGER3MAPTLB;
1917/** Pointer to the ring-3 guest page mapping TLB. */
1918typedef PGMPAGER3MAPTLB *PPGMPAGER3MAPTLB;
1919
1920/**
1921 * Calculates the index of the TLB entry for the specified guest page.
1922 * @returns Physical TLB index.
1923 * @param GCPhys The guest physical address.
1924 */
1925#define PGM_PAGER3MAPTLB_IDX(GCPhys) ( ((GCPhys) >> PAGE_SHIFT) & (PGM_PAGER3MAPTLB_ENTRIES - 1) )
1926
1927
1928/**
1929 * Raw-mode context dynamic mapping cache entry.
1930 *
1931 * Because of raw-mode context being reloctable and all relocations are applied
1932 * in ring-3, this has to be defined here and be RC specific.
1933 *
1934 * @sa PGMRZDYNMAPENTRY, PGMR0DYNMAPENTRY.
1935 */
1936typedef struct PGMRCDYNMAPENTRY
1937{
1938 /** The physical address of the currently mapped page.
1939 * This is duplicate for three reasons: cache locality, cache policy of the PT
1940 * mappings and sanity checks. */
1941 RTHCPHYS HCPhys;
1942 /** Pointer to the page. */
1943 RTRCPTR pvPage;
1944 /** The number of references. */
1945 int32_t volatile cRefs;
1946 /** PTE pointer union. */
1947 struct PGMRCDYNMAPENTRY_PPTE
1948 {
1949 /** PTE pointer, 32-bit legacy version. */
1950 RCPTRTYPE(PX86PTE) pLegacy;
1951 /** PTE pointer, PAE version. */
1952 RCPTRTYPE(PX86PTEPAE) pPae;
1953 } uPte;
1954} PGMRCDYNMAPENTRY;
1955/** Pointer to a dynamic mapping cache entry for the raw-mode context. */
1956typedef PGMRCDYNMAPENTRY *PPGMRCDYNMAPENTRY;
1957
1958
1959/**
1960 * Dynamic mapping cache for the raw-mode context.
1961 *
1962 * This is initialized during VMMRC init based upon the pbDynPageMapBaseGC and
1963 * paDynPageMap* PGM members. However, it has to be defined in PGMInternal.h
1964 * so that we can perform relocations from PGMR3Relocate. This has the
1965 * consequence that we must have separate ring-0 and raw-mode context versions
1966 * of this struct even if they share the basic elements.
1967 *
1968 * @sa PPGMRZDYNMAP, PGMR0DYNMAP.
1969 */
1970typedef struct PGMRCDYNMAP
1971{
1972 /** The usual magic number / eye catcher (PGMRZDYNMAP_MAGIC). */
1973 uint32_t u32Magic;
1974 /** Array for tracking and managing the pages. */
1975 RCPTRTYPE(PPGMRCDYNMAPENTRY) paPages;
1976 /** The cache size given as a number of pages. */
1977 uint32_t cPages;
1978 /** The current load.
1979 * This does not include guard pages. */
1980 uint32_t cLoad;
1981 /** The max load ever.
1982 * This is maintained to get trigger adding of more mapping space. */
1983 uint32_t cMaxLoad;
1984 /** The number of guard pages. */
1985 uint32_t cGuardPages;
1986 /** The number of users (protected by hInitLock). */
1987 uint32_t cUsers;
1988} PGMRCDYNMAP;
1989/** Pointer to the dynamic cache for the raw-mode context. */
1990typedef PGMRCDYNMAP *PPGMRCDYNMAP;
1991
1992
1993/**
1994 * Mapping cache usage set entry.
1995 *
1996 * @remarks 16-bit ints was chosen as the set is not expected to be used beyond
1997 * the dynamic ring-0 and (to some extent) raw-mode context mapping
1998 * cache. If it's extended to include ring-3, well, then something
1999 * will have be changed here...
2000 */
2001typedef struct PGMMAPSETENTRY
2002{
2003 /** Pointer to the page. */
2004#ifndef IN_RC
2005 RTR0PTR pvPage;
2006#else
2007 RTRCPTR pvPage;
2008# if HC_ARCH_BITS == 64
2009 uint32_t u32Alignment2;
2010# endif
2011#endif
2012 /** The mapping cache index. */
2013 uint16_t iPage;
2014 /** The number of references.
2015 * The max is UINT16_MAX - 1. */
2016 uint16_t cRefs;
2017 /** The number inlined references.
2018 * The max is UINT16_MAX - 1. */
2019 uint16_t cInlinedRefs;
2020 /** Unreferences. */
2021 uint16_t cUnrefs;
2022
2023#if HC_ARCH_BITS == 32
2024 uint32_t u32Alignment1;
2025#endif
2026 /** The physical address for this entry. */
2027 RTHCPHYS HCPhys;
2028} PGMMAPSETENTRY;
2029AssertCompileMemberOffset(PGMMAPSETENTRY, iPage, RT_MAX(sizeof(RTR0PTR), sizeof(RTRCPTR)));
2030AssertCompileMemberAlignment(PGMMAPSETENTRY, HCPhys, sizeof(RTHCPHYS));
2031/** Pointer to a mapping cache usage set entry. */
2032typedef PGMMAPSETENTRY *PPGMMAPSETENTRY;
2033
2034/**
2035 * Mapping cache usage set.
2036 *
2037 * This is used in ring-0 and the raw-mode context to track dynamic mappings
2038 * done during exits / traps. The set is
2039 */
2040typedef struct PGMMAPSET
2041{
2042 /** The number of occupied entries.
2043 * This is PGMMAPSET_CLOSED if the set is closed and we're not supposed to do
2044 * dynamic mappings. */
2045 uint32_t cEntries;
2046 /** The start of the current subset.
2047 * This is UINT32_MAX if no subset is currently open. */
2048 uint32_t iSubset;
2049 /** The index of the current CPU, only valid if the set is open. */
2050 int32_t iCpu;
2051 uint32_t alignment;
2052 /** The entries. */
2053 PGMMAPSETENTRY aEntries[64];
2054 /** HCPhys -> iEntry fast lookup table.
2055 * Use PGMMAPSET_HASH for hashing.
2056 * The entries may or may not be valid, check against cEntries. */
2057 uint8_t aiHashTable[128];
2058} PGMMAPSET;
2059AssertCompileSizeAlignment(PGMMAPSET, 8);
2060/** Pointer to the mapping cache set. */
2061typedef PGMMAPSET *PPGMMAPSET;
2062
2063/** PGMMAPSET::cEntries value for a closed set. */
2064#define PGMMAPSET_CLOSED UINT32_C(0xdeadc0fe)
2065
2066/** Hash function for aiHashTable. */
2067#define PGMMAPSET_HASH(HCPhys) (((HCPhys) >> PAGE_SHIFT) & 127)
2068
2069
2070/** @name Context neutral page mapper TLB.
2071 *
2072 * Hoping to avoid some code and bug duplication parts of the GCxxx->CCPtr
2073 * code is writting in a kind of context neutral way. Time will show whether
2074 * this actually makes sense or not...
2075 *
2076 * @todo this needs to be reconsidered and dropped/redone since the ring-0
2077 * context ends up using a global mapping cache on some platforms
2078 * (darwin).
2079 *
2080 * @{ */
2081/** @typedef PPGMPAGEMAPTLB
2082 * The page mapper TLB pointer type for the current context. */
2083/** @typedef PPGMPAGEMAPTLB
2084 * The page mapper TLB entry pointer type for the current context. */
2085/** @typedef PPGMPAGEMAPTLB
2086 * The page mapper TLB entry pointer pointer type for the current context. */
2087/** @def PGM_PAGEMAPTLB_ENTRIES
2088 * The number of TLB entries in the page mapper TLB for the current context. */
2089/** @def PGM_PAGEMAPTLB_IDX
2090 * Calculate the TLB index for a guest physical address.
2091 * @returns The TLB index.
2092 * @param GCPhys The guest physical address. */
2093/** @typedef PPGMPAGEMAP
2094 * Pointer to a page mapper unit for current context. */
2095/** @typedef PPPGMPAGEMAP
2096 * Pointer to a page mapper unit pointer for current context. */
2097#if defined(IN_RC) && !defined(DOXYGEN_RUNNING)
2098// typedef PPGMPAGEGCMAPTLB PPGMPAGEMAPTLB;
2099// typedef PPGMPAGEGCMAPTLBE PPGMPAGEMAPTLBE;
2100// typedef PPGMPAGEGCMAPTLBE *PPPGMPAGEMAPTLBE;
2101# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGEGCMAPTLB_ENTRIES
2102# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGEGCMAPTLB_IDX(GCPhys)
2103 typedef void * PPGMPAGEMAP;
2104 typedef void ** PPPGMPAGEMAP;
2105//#elif IN_RING0
2106// typedef PPGMPAGER0MAPTLB PPGMPAGEMAPTLB;
2107// typedef PPGMPAGER0MAPTLBE PPGMPAGEMAPTLBE;
2108// typedef PPGMPAGER0MAPTLBE *PPPGMPAGEMAPTLBE;
2109//# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGER0MAPTLB_ENTRIES
2110//# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGER0MAPTLB_IDX(GCPhys)
2111// typedef PPGMCHUNKR0MAP PPGMPAGEMAP;
2112// typedef PPPGMCHUNKR0MAP PPPGMPAGEMAP;
2113#else
2114 typedef PPGMPAGER3MAPTLB PPGMPAGEMAPTLB;
2115 typedef PPGMPAGER3MAPTLBE PPGMPAGEMAPTLBE;
2116 typedef PPGMPAGER3MAPTLBE *PPPGMPAGEMAPTLBE;
2117# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGER3MAPTLB_ENTRIES
2118# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGER3MAPTLB_IDX(GCPhys)
2119 typedef PPGMCHUNKR3MAP PPGMPAGEMAP;
2120 typedef PPPGMCHUNKR3MAP PPPGMPAGEMAP;
2121#endif
2122/** @} */
2123
2124
2125/** @name PGM Pool Indexes.
2126 * Aka. the unique shadow page identifier.
2127 * @{ */
2128/** NIL page pool IDX. */
2129#define NIL_PGMPOOL_IDX 0
2130/** The first normal index. There used to be 5 fictive pages up front, now
2131 * there is only the NIL page. */
2132#define PGMPOOL_IDX_FIRST 1
2133/** The last valid index. (inclusive, 14 bits) */
2134#define PGMPOOL_IDX_LAST 0x3fff
2135/** @} */
2136
2137/** The NIL index for the parent chain. */
2138#define NIL_PGMPOOL_USER_INDEX ((uint16_t)0xffff)
2139#define NIL_PGMPOOL_PRESENT_INDEX ((uint16_t)0xffff)
2140
2141/**
2142 * Node in the chain linking a shadowed page to it's parent (user).
2143 */
2144#pragma pack(1)
2145typedef struct PGMPOOLUSER
2146{
2147 /** The index to the next item in the chain. NIL_PGMPOOL_USER_INDEX is no next. */
2148 uint16_t iNext;
2149 /** The user page index. */
2150 uint16_t iUser;
2151 /** Index into the user table. */
2152 uint32_t iUserTable;
2153} PGMPOOLUSER, *PPGMPOOLUSER;
2154typedef const PGMPOOLUSER *PCPGMPOOLUSER;
2155#pragma pack()
2156
2157
2158/** The NIL index for the phys ext chain. */
2159#define NIL_PGMPOOL_PHYSEXT_INDEX ((uint16_t)0xffff)
2160/** The NIL pte index for a phys ext chain slot. */
2161#define NIL_PGMPOOL_PHYSEXT_IDX_PTE ((uint16_t)0xffff)
2162
2163/**
2164 * Node in the chain of physical cross reference extents.
2165 * @todo Calling this an 'extent' is not quite right, find a better name.
2166 * @todo find out the optimal size of the aidx array
2167 */
2168#pragma pack(1)
2169typedef struct PGMPOOLPHYSEXT
2170{
2171 /** The index to the next item in the chain. NIL_PGMPOOL_PHYSEXT_INDEX is no next. */
2172 uint16_t iNext;
2173 /** Alignment. */
2174 uint16_t u16Align;
2175 /** The user page index. */
2176 uint16_t aidx[3];
2177 /** The page table index or NIL_PGMPOOL_PHYSEXT_IDX_PTE if unknown. */
2178 uint16_t apte[3];
2179} PGMPOOLPHYSEXT, *PPGMPOOLPHYSEXT;
2180typedef const PGMPOOLPHYSEXT *PCPGMPOOLPHYSEXT;
2181#pragma pack()
2182
2183
2184/**
2185 * The kind of page that's being shadowed.
2186 */
2187typedef enum PGMPOOLKIND
2188{
2189 /** The virtual invalid 0 entry. */
2190 PGMPOOLKIND_INVALID = 0,
2191 /** The entry is free (=unused). */
2192 PGMPOOLKIND_FREE,
2193
2194 /** Shw: 32-bit page table; Gst: no paging. */
2195 PGMPOOLKIND_32BIT_PT_FOR_PHYS,
2196 /** Shw: 32-bit page table; Gst: 32-bit page table. */
2197 PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT,
2198 /** Shw: 32-bit page table; Gst: 4MB page. */
2199 PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB,
2200 /** Shw: PAE page table; Gst: no paging. */
2201 PGMPOOLKIND_PAE_PT_FOR_PHYS,
2202 /** Shw: PAE page table; Gst: 32-bit page table. */
2203 PGMPOOLKIND_PAE_PT_FOR_32BIT_PT,
2204 /** Shw: PAE page table; Gst: Half of a 4MB page. */
2205 PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB,
2206 /** Shw: PAE page table; Gst: PAE page table. */
2207 PGMPOOLKIND_PAE_PT_FOR_PAE_PT,
2208 /** Shw: PAE page table; Gst: 2MB page. */
2209 PGMPOOLKIND_PAE_PT_FOR_PAE_2MB,
2210
2211 /** Shw: 32-bit page directory. Gst: 32-bit page directory. */
2212 PGMPOOLKIND_32BIT_PD,
2213 /** Shw: 32-bit page directory. Gst: no paging. */
2214 PGMPOOLKIND_32BIT_PD_PHYS,
2215 /** Shw: PAE page directory 0; Gst: 32-bit page directory. */
2216 PGMPOOLKIND_PAE_PD0_FOR_32BIT_PD,
2217 /** Shw: PAE page directory 1; Gst: 32-bit page directory. */
2218 PGMPOOLKIND_PAE_PD1_FOR_32BIT_PD,
2219 /** Shw: PAE page directory 2; Gst: 32-bit page directory. */
2220 PGMPOOLKIND_PAE_PD2_FOR_32BIT_PD,
2221 /** Shw: PAE page directory 3; Gst: 32-bit page directory. */
2222 PGMPOOLKIND_PAE_PD3_FOR_32BIT_PD,
2223 /** Shw: PAE page directory; Gst: PAE page directory. */
2224 PGMPOOLKIND_PAE_PD_FOR_PAE_PD,
2225 /** Shw: PAE page directory; Gst: no paging. Note: +NP. */
2226 PGMPOOLKIND_PAE_PD_PHYS,
2227
2228 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst 32 bits paging. */
2229 PGMPOOLKIND_PAE_PDPT_FOR_32BIT,
2230 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst PAE PDPT. */
2231 PGMPOOLKIND_PAE_PDPT,
2232 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst: no paging. */
2233 PGMPOOLKIND_PAE_PDPT_PHYS,
2234
2235 /** Shw: 64-bit page directory pointer table; Gst: 64-bit page directory pointer table. */
2236 PGMPOOLKIND_64BIT_PDPT_FOR_64BIT_PDPT,
2237 /** Shw: 64-bit page directory pointer table; Gst: no paging. */
2238 PGMPOOLKIND_64BIT_PDPT_FOR_PHYS,
2239 /** Shw: 64-bit page directory table; Gst: 64-bit page directory table. */
2240 PGMPOOLKIND_64BIT_PD_FOR_64BIT_PD,
2241 /** Shw: 64-bit page directory table; Gst: no paging. */
2242 PGMPOOLKIND_64BIT_PD_FOR_PHYS, /* 24 */
2243
2244 /** Shw: 64-bit PML4; Gst: 64-bit PML4. */
2245 PGMPOOLKIND_64BIT_PML4,
2246
2247 /** Shw: EPT page directory pointer table; Gst: no paging. */
2248 PGMPOOLKIND_EPT_PDPT_FOR_PHYS,
2249 /** Shw: EPT page directory table; Gst: no paging. */
2250 PGMPOOLKIND_EPT_PD_FOR_PHYS,
2251 /** Shw: EPT page table; Gst: no paging. */
2252 PGMPOOLKIND_EPT_PT_FOR_PHYS,
2253
2254 /** Shw: Root Nested paging table. */
2255 PGMPOOLKIND_ROOT_NESTED,
2256
2257 /** The last valid entry. */
2258 PGMPOOLKIND_LAST = PGMPOOLKIND_ROOT_NESTED
2259} PGMPOOLKIND;
2260
2261/**
2262 * The access attributes of the page; only applies to big pages.
2263 */
2264typedef enum
2265{
2266 PGMPOOLACCESS_DONTCARE = 0,
2267 PGMPOOLACCESS_USER_RW,
2268 PGMPOOLACCESS_USER_R,
2269 PGMPOOLACCESS_USER_RW_NX,
2270 PGMPOOLACCESS_USER_R_NX,
2271 PGMPOOLACCESS_SUPERVISOR_RW,
2272 PGMPOOLACCESS_SUPERVISOR_R,
2273 PGMPOOLACCESS_SUPERVISOR_RW_NX,
2274 PGMPOOLACCESS_SUPERVISOR_R_NX
2275} PGMPOOLACCESS;
2276
2277/**
2278 * The tracking data for a page in the pool.
2279 */
2280typedef struct PGMPOOLPAGE
2281{
2282 /** AVL node code with the (HC) physical address of this page. */
2283 AVLOHCPHYSNODECORE Core;
2284 /** Pointer to the R3 mapping of the page. */
2285#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2286 R3PTRTYPE(void *) pvPageR3;
2287#else
2288 R3R0PTRTYPE(void *) pvPageR3;
2289#endif
2290#if HC_ARCH_BITS == 32 && GC_ARCH_BITS == 64
2291 uint32_t Alignment0;
2292#endif
2293 /** The guest physical address. */
2294 RTGCPHYS GCPhys;
2295 /** The kind of page we're shadowing. (This is really a PGMPOOLKIND enum.) */
2296 uint8_t enmKind;
2297 /** The subkind of page we're shadowing. (This is really a PGMPOOLACCESS enum.) */
2298 uint8_t enmAccess;
2299 /** This supplements enmKind and enmAccess */
2300 bool fA20Enabled : 1;
2301
2302 /** Used to indicate that the page is zeroed. */
2303 bool fZeroed : 1;
2304 /** Used to indicate that a PT has non-global entries. */
2305 bool fSeenNonGlobal : 1;
2306 /** Used to indicate that we're monitoring writes to the guest page. */
2307 bool fMonitored : 1;
2308 /** Used to indicate that the page is in the cache (e.g. in the GCPhys hash).
2309 * (All pages are in the age list.) */
2310 bool fCached : 1;
2311 /** This is used by the R3 access handlers when invoked by an async thread.
2312 * It's a hack required because of REMR3NotifyHandlerPhysicalDeregister. */
2313 bool volatile fReusedFlushPending : 1;
2314 /** Used to mark the page as dirty (write monitoring is temporarily
2315 * off). */
2316 bool fDirty : 1;
2317 bool fPadding1 : 1;
2318 bool fPadding2;
2319
2320 /** The index of this page. */
2321 uint16_t idx;
2322 /** The next entry in the list this page currently resides in.
2323 * It's either in the free list or in the GCPhys hash. */
2324 uint16_t iNext;
2325 /** Head of the user chain. NIL_PGMPOOL_USER_INDEX if not currently in use. */
2326 uint16_t iUserHead;
2327 /** The number of present entries. */
2328 uint16_t cPresent;
2329 /** The first entry in the table which is present. */
2330 uint16_t iFirstPresent;
2331 /** The number of modifications to the monitored page. */
2332 uint16_t cModifications;
2333 /** The next modified page. NIL_PGMPOOL_IDX if tail. */
2334 uint16_t iModifiedNext;
2335 /** The previous modified page. NIL_PGMPOOL_IDX if head. */
2336 uint16_t iModifiedPrev;
2337 /** The next page sharing access handler. NIL_PGMPOOL_IDX if tail. */
2338 uint16_t iMonitoredNext;
2339 /** The previous page sharing access handler. NIL_PGMPOOL_IDX if head. */
2340 uint16_t iMonitoredPrev;
2341 /** The next page in the age list. */
2342 uint16_t iAgeNext;
2343 /** The previous page in the age list. */
2344 uint16_t iAgePrev;
2345 /** Index into PGMPOOL::aDirtyPages if fDirty is set. */
2346 uint8_t idxDirtyEntry;
2347
2348 /** @name Access handler statistics to determine whether the guest is
2349 * (re)initializing a page table.
2350 * @{ */
2351 RTGCPTR GCPtrLastAccessHandlerRip;
2352 RTGCPTR GCPtrLastAccessHandlerFault;
2353 uint64_t cLastAccessHandler;
2354 /** @} */
2355 /** Used to indicate that this page can't be flushed. Important for cr3 root pages or shadow pae pd pages. */
2356 uint32_t volatile cLocked;
2357#if GC_ARCH_BITS == 64
2358 uint32_t u32Alignment3;
2359#endif
2360# ifdef VBOX_STRICT
2361 RTGCPTR GCPtrDirtyFault;
2362# endif
2363} PGMPOOLPAGE;
2364/** Pointer to a pool page. */
2365typedef PGMPOOLPAGE *PPGMPOOLPAGE;
2366/** Pointer to a const pool page. */
2367typedef PGMPOOLPAGE const *PCPGMPOOLPAGE;
2368/** Pointer to a pool page pointer. */
2369typedef PGMPOOLPAGE **PPPGMPOOLPAGE;
2370
2371
2372/** The hash table size. */
2373# define PGMPOOL_HASH_SIZE 0x40
2374/** The hash function. */
2375# define PGMPOOL_HASH(GCPhys) ( ((GCPhys) >> PAGE_SHIFT) & (PGMPOOL_HASH_SIZE - 1) )
2376
2377
2378/**
2379 * The shadow page pool instance data.
2380 *
2381 * It's all one big allocation made at init time, except for the
2382 * pages that is. The user nodes follows immediately after the
2383 * page structures.
2384 */
2385typedef struct PGMPOOL
2386{
2387 /** The VM handle - R3 Ptr. */
2388 PVMR3 pVMR3;
2389 /** The VM handle - R0 Ptr. */
2390 PVMR0 pVMR0;
2391 /** The VM handle - RC Ptr. */
2392 PVMRC pVMRC;
2393 /** The max pool size. This includes the special IDs. */
2394 uint16_t cMaxPages;
2395 /** The current pool size. */
2396 uint16_t cCurPages;
2397 /** The head of the free page list. */
2398 uint16_t iFreeHead;
2399 /* Padding. */
2400 uint16_t u16Padding;
2401 /** Head of the chain of free user nodes. */
2402 uint16_t iUserFreeHead;
2403 /** The number of user nodes we've allocated. */
2404 uint16_t cMaxUsers;
2405 /** The number of present page table entries in the entire pool. */
2406 uint32_t cPresent;
2407 /** Pointer to the array of user nodes - RC pointer. */
2408 RCPTRTYPE(PPGMPOOLUSER) paUsersRC;
2409 /** Pointer to the array of user nodes - R3 pointer. */
2410 R3PTRTYPE(PPGMPOOLUSER) paUsersR3;
2411 /** Pointer to the array of user nodes - R0 pointer. */
2412 R0PTRTYPE(PPGMPOOLUSER) paUsersR0;
2413 /** Head of the chain of free phys ext nodes. */
2414 uint16_t iPhysExtFreeHead;
2415 /** The number of user nodes we've allocated. */
2416 uint16_t cMaxPhysExts;
2417 /** Pointer to the array of physical xref extent - RC pointer. */
2418 RCPTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsRC;
2419 /** Pointer to the array of physical xref extent nodes - R3 pointer. */
2420 R3PTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsR3;
2421 /** Pointer to the array of physical xref extent nodes - R0 pointer. */
2422 R0PTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsR0;
2423 /** Hash table for GCPhys addresses. */
2424 uint16_t aiHash[PGMPOOL_HASH_SIZE];
2425 /** The head of the age list. */
2426 uint16_t iAgeHead;
2427 /** The tail of the age list. */
2428 uint16_t iAgeTail;
2429 /** Set if the cache is enabled. */
2430 bool fCacheEnabled;
2431 /** Alignment padding. */
2432 bool afPadding1[3];
2433 /** Head of the list of modified pages. */
2434 uint16_t iModifiedHead;
2435 /** The current number of modified pages. */
2436 uint16_t cModifiedPages;
2437 /** Physical access handler type registration handle. */
2438 PGMPHYSHANDLERTYPE hAccessHandlerType;
2439 /** Next available slot (in aDirtyPages). */
2440 uint32_t idxFreeDirtyPage;
2441 /** Number of active dirty pages. */
2442 uint32_t cDirtyPages;
2443 /** Array of current dirty pgm pool page indices. */
2444 struct
2445 {
2446 uint16_t uIdx;
2447 uint16_t Alignment[3];
2448 uint64_t aPage[512];
2449 } aDirtyPages[16];
2450 /** The number of pages currently in use. */
2451 uint16_t cUsedPages;
2452#ifdef VBOX_WITH_STATISTICS
2453 /** The high water mark for cUsedPages. */
2454 uint16_t cUsedPagesHigh;
2455 uint32_t Alignment1; /**< Align the next member on a 64-bit boundary. */
2456 /** Profiling pgmPoolAlloc(). */
2457 STAMPROFILEADV StatAlloc;
2458 /** Profiling pgmR3PoolClearDoIt(). */
2459 STAMPROFILE StatClearAll;
2460 /** Profiling pgmR3PoolReset(). */
2461 STAMPROFILE StatR3Reset;
2462 /** Profiling pgmPoolFlushPage(). */
2463 STAMPROFILE StatFlushPage;
2464 /** Profiling pgmPoolFree(). */
2465 STAMPROFILE StatFree;
2466 /** Counting explicit flushes by PGMPoolFlushPage(). */
2467 STAMCOUNTER StatForceFlushPage;
2468 /** Counting explicit flushes of dirty pages by PGMPoolFlushPage(). */
2469 STAMCOUNTER StatForceFlushDirtyPage;
2470 /** Counting flushes for reused pages. */
2471 STAMCOUNTER StatForceFlushReused;
2472 /** Profiling time spent zeroing pages. */
2473 STAMPROFILE StatZeroPage;
2474 /** Profiling of pgmPoolTrackDeref. */
2475 STAMPROFILE StatTrackDeref;
2476 /** Profiling pgmTrackFlushGCPhysPT. */
2477 STAMPROFILE StatTrackFlushGCPhysPT;
2478 /** Profiling pgmTrackFlushGCPhysPTs. */
2479 STAMPROFILE StatTrackFlushGCPhysPTs;
2480 /** Profiling pgmTrackFlushGCPhysPTsSlow. */
2481 STAMPROFILE StatTrackFlushGCPhysPTsSlow;
2482 /** Number of times we've been out of user records. */
2483 STAMCOUNTER StatTrackFreeUpOneUser;
2484 /** Nr of flushed entries. */
2485 STAMCOUNTER StatTrackFlushEntry;
2486 /** Nr of updated entries. */
2487 STAMCOUNTER StatTrackFlushEntryKeep;
2488 /** Profiling deref activity related tracking GC physical pages. */
2489 STAMPROFILE StatTrackDerefGCPhys;
2490 /** Number of linear searches for a HCPhys in the ram ranges. */
2491 STAMCOUNTER StatTrackLinearRamSearches;
2492 /** The number of failing pgmPoolTrackPhysExtAlloc calls. */
2493 STAMCOUNTER StamTrackPhysExtAllocFailures;
2494 /** Profiling the RC/R0 access handler. */
2495 STAMPROFILE StatMonitorRZ;
2496 /** Times we've failed interpreting the instruction. */
2497 STAMCOUNTER StatMonitorRZEmulateInstr;
2498 /** Profiling the pgmPoolFlushPage calls made from the RC/R0 access handler. */
2499 STAMPROFILE StatMonitorRZFlushPage;
2500 /* Times we've detected a page table reinit. */
2501 STAMCOUNTER StatMonitorRZFlushReinit;
2502 /** Counting flushes for pages that are modified too often. */
2503 STAMCOUNTER StatMonitorRZFlushModOverflow;
2504 /** Times we've detected fork(). */
2505 STAMCOUNTER StatMonitorRZFork;
2506 /** Profiling the RC/R0 access we've handled (except REP STOSD). */
2507 STAMPROFILE StatMonitorRZHandled;
2508 /** Times we've failed interpreting a patch code instruction. */
2509 STAMCOUNTER StatMonitorRZIntrFailPatch1;
2510 /** Times we've failed interpreting a patch code instruction during flushing. */
2511 STAMCOUNTER StatMonitorRZIntrFailPatch2;
2512 /** The number of times we've seen rep prefixes we can't handle. */
2513 STAMCOUNTER StatMonitorRZRepPrefix;
2514 /** Profiling the REP STOSD cases we've handled. */
2515 STAMPROFILE StatMonitorRZRepStosd;
2516 /** Nr of handled PT faults. */
2517 STAMCOUNTER StatMonitorRZFaultPT;
2518 /** Nr of handled PD faults. */
2519 STAMCOUNTER StatMonitorRZFaultPD;
2520 /** Nr of handled PDPT faults. */
2521 STAMCOUNTER StatMonitorRZFaultPDPT;
2522 /** Nr of handled PML4 faults. */
2523 STAMCOUNTER StatMonitorRZFaultPML4;
2524
2525 /** Profiling the R3 access handler. */
2526 STAMPROFILE StatMonitorR3;
2527 /** Times we've failed interpreting the instruction. */
2528 STAMCOUNTER StatMonitorR3EmulateInstr;
2529 /** Profiling the pgmPoolFlushPage calls made from the R3 access handler. */
2530 STAMPROFILE StatMonitorR3FlushPage;
2531 /* Times we've detected a page table reinit. */
2532 STAMCOUNTER StatMonitorR3FlushReinit;
2533 /** Counting flushes for pages that are modified too often. */
2534 STAMCOUNTER StatMonitorR3FlushModOverflow;
2535 /** Times we've detected fork(). */
2536 STAMCOUNTER StatMonitorR3Fork;
2537 /** Profiling the R3 access we've handled (except REP STOSD). */
2538 STAMPROFILE StatMonitorR3Handled;
2539 /** The number of times we've seen rep prefixes we can't handle. */
2540 STAMCOUNTER StatMonitorR3RepPrefix;
2541 /** Profiling the REP STOSD cases we've handled. */
2542 STAMPROFILE StatMonitorR3RepStosd;
2543 /** Nr of handled PT faults. */
2544 STAMCOUNTER StatMonitorR3FaultPT;
2545 /** Nr of handled PD faults. */
2546 STAMCOUNTER StatMonitorR3FaultPD;
2547 /** Nr of handled PDPT faults. */
2548 STAMCOUNTER StatMonitorR3FaultPDPT;
2549 /** Nr of handled PML4 faults. */
2550 STAMCOUNTER StatMonitorR3FaultPML4;
2551 /** The number of times we're called in an async thread an need to flush. */
2552 STAMCOUNTER StatMonitorR3Async;
2553 /** Times we've called pgmPoolResetDirtyPages (and there were dirty page). */
2554 STAMCOUNTER StatResetDirtyPages;
2555 /** Times we've called pgmPoolAddDirtyPage. */
2556 STAMCOUNTER StatDirtyPage;
2557 /** Times we've had to flush duplicates for dirty page management. */
2558 STAMCOUNTER StatDirtyPageDupFlush;
2559 /** Times we've had to flush because of overflow. */
2560 STAMCOUNTER StatDirtyPageOverFlowFlush;
2561
2562 /** The high water mark for cModifiedPages. */
2563 uint16_t cModifiedPagesHigh;
2564 uint16_t Alignment2[3]; /**< Align the next member on a 64-bit boundary. */
2565
2566 /** The number of cache hits. */
2567 STAMCOUNTER StatCacheHits;
2568 /** The number of cache misses. */
2569 STAMCOUNTER StatCacheMisses;
2570 /** The number of times we've got a conflict of 'kind' in the cache. */
2571 STAMCOUNTER StatCacheKindMismatches;
2572 /** Number of times we've been out of pages. */
2573 STAMCOUNTER StatCacheFreeUpOne;
2574 /** The number of cacheable allocations. */
2575 STAMCOUNTER StatCacheCacheable;
2576 /** The number of uncacheable allocations. */
2577 STAMCOUNTER StatCacheUncacheable;
2578#else
2579 uint32_t Alignment3; /**< Align the next member on a 64-bit boundary. */
2580#endif
2581 /** The AVL tree for looking up a page by its HC physical address. */
2582 AVLOHCPHYSTREE HCPhysTree;
2583 uint32_t Alignment4; /**< Align the next member on a 64-bit boundary. */
2584 /** Array of pages. (cMaxPages in length)
2585 * The Id is the index into thist array.
2586 */
2587 PGMPOOLPAGE aPages[PGMPOOL_IDX_FIRST];
2588} PGMPOOL, *PPGMPOOL, **PPPGMPOOL;
2589AssertCompileMemberAlignment(PGMPOOL, iModifiedHead, 8);
2590AssertCompileMemberAlignment(PGMPOOL, aDirtyPages, 8);
2591AssertCompileMemberAlignment(PGMPOOL, cUsedPages, 8);
2592#ifdef VBOX_WITH_STATISTICS
2593AssertCompileMemberAlignment(PGMPOOL, StatAlloc, 8);
2594#endif
2595AssertCompileMemberAlignment(PGMPOOL, aPages, 8);
2596
2597
2598/** @def PGMPOOL_PAGE_2_PTR
2599 * Maps a pool page pool into the current context.
2600 *
2601 * @returns VBox status code.
2602 * @param a_pVM Pointer to the VM.
2603 * @param a_pPage The pool page.
2604 *
2605 * @remark In RC this uses PGMGCDynMapHCPage(), so it will consume of the
2606 * small page window employeed by that function. Be careful.
2607 * @remark There is no need to assert on the result.
2608 */
2609#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2610# define PGMPOOL_PAGE_2_PTR(a_pVM, a_pPage) pgmPoolMapPageInlined((a_pVM), (a_pPage) RTLOG_COMMA_SRC_POS)
2611#elif defined(VBOX_STRICT) || 1 /* temporarily going strict here */
2612# define PGMPOOL_PAGE_2_PTR(a_pVM, a_pPage) pgmPoolMapPageStrict(a_pPage, __FUNCTION__)
2613DECLINLINE(void *) pgmPoolMapPageStrict(PPGMPOOLPAGE a_pPage, const char *pszCaller)
2614{
2615 AssertPtr(a_pPage);
2616 AssertReleaseMsg(RT_VALID_PTR(a_pPage->pvPageR3), ("enmKind=%d idx=%#x HCPhys=%RHp GCPhys=%RGp caller=%s\n", a_pPage->enmKind, a_pPage->idx, a_pPage->Core.Key, a_pPage->GCPhys, pszCaller));
2617 return a_pPage->pvPageR3;
2618}
2619#else
2620# define PGMPOOL_PAGE_2_PTR(pVM, a_pPage) ((a_pPage)->pvPageR3)
2621#endif
2622
2623
2624/** @def PGMPOOL_PAGE_2_PTR_V2
2625 * Maps a pool page pool into the current context, taking both VM and VMCPU.
2626 *
2627 * @returns VBox status code.
2628 * @param a_pVM Pointer to the VM.
2629 * @param a_pVCpu The current CPU.
2630 * @param a_pPage The pool page.
2631 *
2632 * @remark In RC this uses PGMGCDynMapHCPage(), so it will consume of the
2633 * small page window employeed by that function. Be careful.
2634 * @remark There is no need to assert on the result.
2635 */
2636#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2637# define PGMPOOL_PAGE_2_PTR_V2(a_pVM, a_pVCpu, a_pPage) pgmPoolMapPageV2Inlined((a_pVM), (a_pVCpu), (a_pPage) RTLOG_COMMA_SRC_POS)
2638#else
2639# define PGMPOOL_PAGE_2_PTR_V2(a_pVM, a_pVCpu, a_pPage) PGMPOOL_PAGE_2_PTR((a_pVM), (a_pPage))
2640#endif
2641
2642
2643/** @name Per guest page tracking data.
2644 * This is currently as a 16-bit word in the PGMPAGE structure, the idea though
2645 * is to use more bits for it and split it up later on. But for now we'll play
2646 * safe and change as little as possible.
2647 *
2648 * The 16-bit word has two parts:
2649 *
2650 * The first 14-bit forms the @a idx field. It is either the index of a page in
2651 * the shadow page pool, or and index into the extent list.
2652 *
2653 * The 2 topmost bits makes up the @a cRefs field, which counts the number of
2654 * shadow page pool references to the page. If cRefs equals
2655 * PGMPOOL_CREFS_PHYSEXT, then the @a idx field is an indext into the extent
2656 * (misnomer) table and not the shadow page pool.
2657 *
2658 * See PGM_PAGE_GET_TRACKING and PGM_PAGE_SET_TRACKING for how to get and set
2659 * the 16-bit word.
2660 *
2661 * @{ */
2662/** The shift count for getting to the cRefs part. */
2663#define PGMPOOL_TD_CREFS_SHIFT 14
2664/** The mask applied after shifting the tracking data down by
2665 * PGMPOOL_TD_CREFS_SHIFT. */
2666#define PGMPOOL_TD_CREFS_MASK 0x3
2667/** The cRefs value used to indicate that the idx is the head of a
2668 * physical cross reference list. */
2669#define PGMPOOL_TD_CREFS_PHYSEXT PGMPOOL_TD_CREFS_MASK
2670/** The shift used to get idx. */
2671#define PGMPOOL_TD_IDX_SHIFT 0
2672/** The mask applied to the idx after shifting down by PGMPOOL_TD_IDX_SHIFT. */
2673#define PGMPOOL_TD_IDX_MASK 0x3fff
2674/** The idx value when we're out of of PGMPOOLPHYSEXT entries or/and there are
2675 * simply too many mappings of this page. */
2676#define PGMPOOL_TD_IDX_OVERFLOWED PGMPOOL_TD_IDX_MASK
2677
2678/** @def PGMPOOL_TD_MAKE
2679 * Makes a 16-bit tracking data word.
2680 *
2681 * @returns tracking data.
2682 * @param cRefs The @a cRefs field. Must be within bounds!
2683 * @param idx The @a idx field. Must also be within bounds! */
2684#define PGMPOOL_TD_MAKE(cRefs, idx) ( ((cRefs) << PGMPOOL_TD_CREFS_SHIFT) | (idx) )
2685
2686/** @def PGMPOOL_TD_GET_CREFS
2687 * Get the @a cRefs field from a tracking data word.
2688 *
2689 * @returns The @a cRefs field
2690 * @param u16 The tracking data word.
2691 * @remarks This will only return 1 or PGMPOOL_TD_CREFS_PHYSEXT for a
2692 * non-zero @a u16. */
2693#define PGMPOOL_TD_GET_CREFS(u16) ( ((u16) >> PGMPOOL_TD_CREFS_SHIFT) & PGMPOOL_TD_CREFS_MASK )
2694
2695/** @def PGMPOOL_TD_GET_IDX
2696 * Get the @a idx field from a tracking data word.
2697 *
2698 * @returns The @a idx field
2699 * @param u16 The tracking data word. */
2700#define PGMPOOL_TD_GET_IDX(u16) ( ((u16) >> PGMPOOL_TD_IDX_SHIFT) & PGMPOOL_TD_IDX_MASK )
2701/** @} */
2702
2703
2704
2705/** @name A20 gate macros
2706 * @{ */
2707#define PGM_WITH_A20
2708#ifdef PGM_WITH_A20
2709# define PGM_A20_IS_ENABLED(a_pVCpu) ((a_pVCpu)->pgm.s.fA20Enabled)
2710# define PGM_A20_APPLY(a_pVCpu, a_GCPhys) ((a_GCPhys) & (a_pVCpu)->pgm.s.GCPhysA20Mask)
2711# define PGM_A20_APPLY_TO_VAR(a_pVCpu, a_GCPhysVar) \
2712 do { a_GCPhysVar &= (a_pVCpu)->pgm.s.GCPhysA20Mask; } while (0)
2713# define PGM_A20_ASSERT_MASKED(pVCpu, a_GCPhys) Assert(PGM_A20_APPLY(pVCpu, a_GCPhys) == (a_GCPhys))
2714#else
2715# define PGM_A20_IS_ENABLED(a_pVCpu) (true)
2716# define PGM_A20_APPLY(a_pVCpu, a_GCPhys) (a_GCPhys)
2717# define PGM_A20_APPLY_TO_VAR(a_pVCpu, a_GCPhysVar) do { } while (0)
2718# define PGM_A20_ASSERT_MASKED(pVCpu, a_GCPhys) do { } while (0)
2719#endif
2720/** @} */
2721
2722
2723/**
2724 * Roots and anchors for trees and list employing self relative offsets as
2725 * pointers.
2726 *
2727 * When using self-relative offsets instead of pointers, the offsets needs to be
2728 * the same in all offsets. Thus the roots and anchors needs to live on the
2729 * hyper heap just like the nodes.
2730 */
2731typedef struct PGMTREES
2732{
2733 /** List of physical access handler types (offset pointers) of type
2734 * PGMPHYSHANDLERTYPEINT. This is needed for relocations. */
2735 RTLISTOFF32ANCHOR HeadPhysHandlerTypes;
2736 /** Physical access handlers (AVL range+offsetptr tree). */
2737 AVLROGCPHYSTREE PhysHandlers;
2738#ifdef VBOX_WITH_RAW_MODE
2739 /** Virtual access handlers (AVL range + GC ptr tree). */
2740 AVLROGCPTRTREE VirtHandlers;
2741 /** Virtual access handlers (Phys range AVL range + offsetptr tree).
2742 * @remarks Handler of the hypervisor kind are of course not present. */
2743 AVLROGCPHYSTREE PhysToVirtHandlers;
2744 /** Virtual access handlers for the hypervisor (AVL range + GC ptr tree). */
2745 AVLROGCPTRTREE HyperVirtHandlers;
2746 /** List of virtual access handler types (offset pointers) of type
2747 * PGMVIRTHANDLERTYPEINT. This is needed for relocations. */
2748 RTLISTOFF32ANCHOR HeadVirtHandlerTypes;
2749#endif
2750} PGMTREES;
2751/** Pointer to PGM trees. */
2752typedef PGMTREES *PPGMTREES;
2753
2754
2755/**
2756 * Page fault guest state for the AMD64 paging mode.
2757 */
2758typedef struct PGMPTWALKCORE
2759{
2760 /** The guest virtual address that is being resolved by the walk
2761 * (input). */
2762 RTGCPTR GCPtr;
2763
2764 /** The guest physical address that is the result of the walk.
2765 * @remarks only valid if fSucceeded is set. */
2766 RTGCPHYS GCPhys;
2767
2768 /** Set if the walk succeeded, i.d. GCPhys is valid. */
2769 bool fSucceeded;
2770 /** The level problem arrised at.
2771 * PTE is level 1, PDE is level 2, PDPE is level 3, PML4 is level 4, CR3 is
2772 * level 8. This is 0 on success. */
2773 uint8_t uLevel;
2774 /** Set if the page isn't present. */
2775 bool fNotPresent;
2776 /** Encountered a bad physical address. */
2777 bool fBadPhysAddr;
2778 /** Set if there was reserved bit violations. */
2779 bool fRsvdError;
2780 /** Set if it involves a big page (2/4 MB). */
2781 bool fBigPage;
2782 /** Set if it involves a gigantic page (1 GB). */
2783 bool fGigantPage;
2784 /** The effect X86_PTE_US flag for the address. */
2785 bool fEffectiveUS;
2786 /** The effect X86_PTE_RW flag for the address. */
2787 bool fEffectiveRW;
2788 /** The effect X86_PTE_NX flag for the address. */
2789 bool fEffectiveNX;
2790} PGMPTWALKCORE;
2791
2792
2793/**
2794 * Guest page table walk for the AMD64 mode.
2795 */
2796typedef struct PGMPTWALKGSTAMD64
2797{
2798 /** The common core. */
2799 PGMPTWALKCORE Core;
2800
2801 PX86PML4 pPml4;
2802 PX86PML4E pPml4e;
2803 X86PML4E Pml4e;
2804
2805 PX86PDPT pPdpt;
2806 PX86PDPE pPdpe;
2807 X86PDPE Pdpe;
2808
2809 PX86PDPAE pPd;
2810 PX86PDEPAE pPde;
2811 X86PDEPAE Pde;
2812
2813 PX86PTPAE pPt;
2814 PX86PTEPAE pPte;
2815 X86PTEPAE Pte;
2816} PGMPTWALKGSTAMD64;
2817/** Pointer to a AMD64 guest page table walk. */
2818typedef PGMPTWALKGSTAMD64 *PPGMPTWALKGSTAMD64;
2819/** Pointer to a const AMD64 guest page table walk. */
2820typedef PGMPTWALKGSTAMD64 const *PCPGMPTWALKGSTAMD64;
2821
2822/**
2823 * Guest page table walk for the PAE mode.
2824 */
2825typedef struct PGMPTWALKGSTPAE
2826{
2827 /** The common core. */
2828 PGMPTWALKCORE Core;
2829
2830 PX86PDPT pPdpt;
2831 PX86PDPE pPdpe;
2832 X86PDPE Pdpe;
2833
2834 PX86PDPAE pPd;
2835 PX86PDEPAE pPde;
2836 X86PDEPAE Pde;
2837
2838 PX86PTPAE pPt;
2839 PX86PTEPAE pPte;
2840 X86PTEPAE Pte;
2841} PGMPTWALKGSTPAE;
2842/** Pointer to a PAE guest page table walk. */
2843typedef PGMPTWALKGSTPAE *PPGMPTWALKGSTPAE;
2844/** Pointer to a const AMD64 guest page table walk. */
2845typedef PGMPTWALKGSTPAE const *PCPGMPTWALKGSTPAE;
2846
2847/**
2848 * Guest page table walk for the 32-bit mode.
2849 */
2850typedef struct PGMPTWALKGST32BIT
2851{
2852 /** The common core. */
2853 PGMPTWALKCORE Core;
2854
2855 PX86PD pPd;
2856 PX86PDE pPde;
2857 X86PDE Pde;
2858
2859 PX86PT pPt;
2860 PX86PTE pPte;
2861 X86PTE Pte;
2862} PGMPTWALKGST32BIT;
2863/** Pointer to a 32-bit guest page table walk. */
2864typedef PGMPTWALKGST32BIT *PPGMPTWALKGST32BIT;
2865/** Pointer to a const 32-bit guest page table walk. */
2866typedef PGMPTWALKGST32BIT const *PCPGMPTWALKGST32BIT;
2867
2868/**
2869 * Which part of PGMPTWALKGST that is valid.
2870 */
2871typedef enum PGMPTWALKGSTTYPE
2872{
2873 /** Customary invalid 0 value. */
2874 PGMPTWALKGSTTYPE_INVALID = 0,
2875 /** PGMPTWALKGST::u.Amd64 is valid. */
2876 PGMPTWALKGSTTYPE_AMD64,
2877 /** PGMPTWALKGST::u.Pae is valid. */
2878 PGMPTWALKGSTTYPE_PAE,
2879 /** PGMPTWALKGST::u.Legacy is valid. */
2880 PGMPTWALKGSTTYPE_32BIT,
2881 /** Customary 32-bit type hack. */
2882 PGMPTWALKGSTTYPE_32BIT_HACK = 0x7fff0000
2883} PGMPTWALKGSTTYPE;
2884
2885/**
2886 * Combined guest page table walk result.
2887 */
2888typedef struct PGMPTWALKGST
2889{
2890 union
2891 {
2892 /** The page walker core - always valid. */
2893 PGMPTWALKCORE Core;
2894 /** The page walker for AMD64. */
2895 PGMPTWALKGSTAMD64 Amd64;
2896 /** The page walker for PAE (32-bit). */
2897 PGMPTWALKGSTPAE Pae;
2898 /** The page walker for 32-bit paging (called legacy due to C naming
2899 * convension). */
2900 PGMPTWALKGST32BIT Legacy;
2901 } u;
2902 /** Indicates which part of the union is valid. */
2903 PGMPTWALKGSTTYPE enmType;
2904} PGMPTWALKGST;
2905/** Pointer to a combined guest page table walk result. */
2906typedef PGMPTWALKGST *PPGMPTWALKGST;
2907/** Pointer to a read-only combined guest page table walk result. */
2908typedef PGMPTWALKGST const *PCPGMPTWALKGST;
2909
2910
2911/** @name Paging mode macros
2912 * @{
2913 */
2914#ifdef IN_RC
2915# define PGM_CTX(a,b) a##RC##b
2916# define PGM_CTX_STR(a,b) a "GC" b
2917# define PGM_CTX_DECL(type) VMMRCDECL(type)
2918#else
2919# ifdef IN_RING3
2920# define PGM_CTX(a,b) a##R3##b
2921# define PGM_CTX_STR(a,b) a "R3" b
2922# define PGM_CTX_DECL(type) DECLCALLBACK(type)
2923# else
2924# define PGM_CTX(a,b) a##R0##b
2925# define PGM_CTX_STR(a,b) a "R0" b
2926# define PGM_CTX_DECL(type) VMMDECL(type)
2927# endif
2928#endif
2929
2930#define PGM_GST_NAME_REAL(name) PGM_CTX(pgm,GstReal##name)
2931#define PGM_GST_NAME_RC_REAL_STR(name) "pgmRCGstReal" #name
2932#define PGM_GST_NAME_R0_REAL_STR(name) "pgmR0GstReal" #name
2933#define PGM_GST_NAME_PROT(name) PGM_CTX(pgm,GstProt##name)
2934#define PGM_GST_NAME_RC_PROT_STR(name) "pgmRCGstProt" #name
2935#define PGM_GST_NAME_R0_PROT_STR(name) "pgmR0GstProt" #name
2936#define PGM_GST_NAME_32BIT(name) PGM_CTX(pgm,Gst32Bit##name)
2937#define PGM_GST_NAME_RC_32BIT_STR(name) "pgmRCGst32Bit" #name
2938#define PGM_GST_NAME_R0_32BIT_STR(name) "pgmR0Gst32Bit" #name
2939#define PGM_GST_NAME_PAE(name) PGM_CTX(pgm,GstPAE##name)
2940#define PGM_GST_NAME_RC_PAE_STR(name) "pgmRCGstPAE" #name
2941#define PGM_GST_NAME_R0_PAE_STR(name) "pgmR0GstPAE" #name
2942#define PGM_GST_NAME_AMD64(name) PGM_CTX(pgm,GstAMD64##name)
2943#define PGM_GST_NAME_RC_AMD64_STR(name) "pgmRCGstAMD64" #name
2944#define PGM_GST_NAME_R0_AMD64_STR(name) "pgmR0GstAMD64" #name
2945#define PGM_GST_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Gst##name))
2946#define PGM_GST_DECL(type, name) PGM_CTX_DECL(type) PGM_GST_NAME(name)
2947
2948#define PGM_SHW_NAME_32BIT(name) PGM_CTX(pgm,Shw32Bit##name)
2949#define PGM_SHW_NAME_RC_32BIT_STR(name) "pgmRCShw32Bit" #name
2950#define PGM_SHW_NAME_R0_32BIT_STR(name) "pgmR0Shw32Bit" #name
2951#define PGM_SHW_NAME_PAE(name) PGM_CTX(pgm,ShwPAE##name)
2952#define PGM_SHW_NAME_RC_PAE_STR(name) "pgmRCShwPAE" #name
2953#define PGM_SHW_NAME_R0_PAE_STR(name) "pgmR0ShwPAE" #name
2954#define PGM_SHW_NAME_AMD64(name) PGM_CTX(pgm,ShwAMD64##name)
2955#define PGM_SHW_NAME_RC_AMD64_STR(name) "pgmRCShwAMD64" #name
2956#define PGM_SHW_NAME_R0_AMD64_STR(name) "pgmR0ShwAMD64" #name
2957#define PGM_SHW_NAME_NESTED(name) PGM_CTX(pgm,ShwNested##name)
2958#define PGM_SHW_NAME_RC_NESTED_STR(name) "pgmRCShwNested" #name
2959#define PGM_SHW_NAME_R0_NESTED_STR(name) "pgmR0ShwNested" #name
2960#define PGM_SHW_NAME_EPT(name) PGM_CTX(pgm,ShwEPT##name)
2961#define PGM_SHW_NAME_RC_EPT_STR(name) "pgmRCShwEPT" #name
2962#define PGM_SHW_NAME_R0_EPT_STR(name) "pgmR0ShwEPT" #name
2963#define PGM_SHW_DECL(type, name) PGM_CTX_DECL(type) PGM_SHW_NAME(name)
2964#define PGM_SHW_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Shw##name))
2965
2966/* Shw_Gst */
2967#define PGM_BTH_NAME_32BIT_REAL(name) PGM_CTX(pgm,Bth32BitReal##name)
2968#define PGM_BTH_NAME_32BIT_PROT(name) PGM_CTX(pgm,Bth32BitProt##name)
2969#define PGM_BTH_NAME_32BIT_32BIT(name) PGM_CTX(pgm,Bth32Bit32Bit##name)
2970#define PGM_BTH_NAME_PAE_REAL(name) PGM_CTX(pgm,BthPAEReal##name)
2971#define PGM_BTH_NAME_PAE_PROT(name) PGM_CTX(pgm,BthPAEProt##name)
2972#define PGM_BTH_NAME_PAE_32BIT(name) PGM_CTX(pgm,BthPAE32Bit##name)
2973#define PGM_BTH_NAME_PAE_PAE(name) PGM_CTX(pgm,BthPAEPAE##name)
2974#define PGM_BTH_NAME_AMD64_PROT(name) PGM_CTX(pgm,BthAMD64Prot##name)
2975#define PGM_BTH_NAME_AMD64_AMD64(name) PGM_CTX(pgm,BthAMD64AMD64##name)
2976#define PGM_BTH_NAME_NESTED_REAL(name) PGM_CTX(pgm,BthNestedReal##name)
2977#define PGM_BTH_NAME_NESTED_PROT(name) PGM_CTX(pgm,BthNestedProt##name)
2978#define PGM_BTH_NAME_NESTED_32BIT(name) PGM_CTX(pgm,BthNested32Bit##name)
2979#define PGM_BTH_NAME_NESTED_PAE(name) PGM_CTX(pgm,BthNestedPAE##name)
2980#define PGM_BTH_NAME_NESTED_AMD64(name) PGM_CTX(pgm,BthNestedAMD64##name)
2981#define PGM_BTH_NAME_EPT_REAL(name) PGM_CTX(pgm,BthEPTReal##name)
2982#define PGM_BTH_NAME_EPT_PROT(name) PGM_CTX(pgm,BthEPTProt##name)
2983#define PGM_BTH_NAME_EPT_32BIT(name) PGM_CTX(pgm,BthEPT32Bit##name)
2984#define PGM_BTH_NAME_EPT_PAE(name) PGM_CTX(pgm,BthEPTPAE##name)
2985#define PGM_BTH_NAME_EPT_AMD64(name) PGM_CTX(pgm,BthEPTAMD64##name)
2986
2987#define PGM_BTH_NAME_RC_32BIT_REAL_STR(name) "pgmRCBth32BitReal" #name
2988#define PGM_BTH_NAME_RC_32BIT_PROT_STR(name) "pgmRCBth32BitProt" #name
2989#define PGM_BTH_NAME_RC_32BIT_32BIT_STR(name) "pgmRCBth32Bit32Bit" #name
2990#define PGM_BTH_NAME_RC_PAE_REAL_STR(name) "pgmRCBthPAEReal" #name
2991#define PGM_BTH_NAME_RC_PAE_PROT_STR(name) "pgmRCBthPAEProt" #name
2992#define PGM_BTH_NAME_RC_PAE_32BIT_STR(name) "pgmRCBthPAE32Bit" #name
2993#define PGM_BTH_NAME_RC_PAE_PAE_STR(name) "pgmRCBthPAEPAE" #name
2994#define PGM_BTH_NAME_RC_AMD64_AMD64_STR(name) "pgmRCBthAMD64AMD64" #name
2995#define PGM_BTH_NAME_RC_NESTED_REAL_STR(name) "pgmRCBthNestedReal" #name
2996#define PGM_BTH_NAME_RC_NESTED_PROT_STR(name) "pgmRCBthNestedProt" #name
2997#define PGM_BTH_NAME_RC_NESTED_32BIT_STR(name) "pgmRCBthNested32Bit" #name
2998#define PGM_BTH_NAME_RC_NESTED_PAE_STR(name) "pgmRCBthNestedPAE" #name
2999#define PGM_BTH_NAME_RC_NESTED_AMD64_STR(name) "pgmRCBthNestedAMD64" #name
3000#define PGM_BTH_NAME_RC_EPT_REAL_STR(name) "pgmRCBthEPTReal" #name
3001#define PGM_BTH_NAME_RC_EPT_PROT_STR(name) "pgmRCBthEPTProt" #name
3002#define PGM_BTH_NAME_RC_EPT_32BIT_STR(name) "pgmRCBthEPT32Bit" #name
3003#define PGM_BTH_NAME_RC_EPT_PAE_STR(name) "pgmRCBthEPTPAE" #name
3004#define PGM_BTH_NAME_RC_EPT_AMD64_STR(name) "pgmRCBthEPTAMD64" #name
3005#define PGM_BTH_NAME_R0_32BIT_REAL_STR(name) "pgmR0Bth32BitReal" #name
3006#define PGM_BTH_NAME_R0_32BIT_PROT_STR(name) "pgmR0Bth32BitProt" #name
3007#define PGM_BTH_NAME_R0_32BIT_32BIT_STR(name) "pgmR0Bth32Bit32Bit" #name
3008#define PGM_BTH_NAME_R0_PAE_REAL_STR(name) "pgmR0BthPAEReal" #name
3009#define PGM_BTH_NAME_R0_PAE_PROT_STR(name) "pgmR0BthPAEProt" #name
3010#define PGM_BTH_NAME_R0_PAE_32BIT_STR(name) "pgmR0BthPAE32Bit" #name
3011#define PGM_BTH_NAME_R0_PAE_PAE_STR(name) "pgmR0BthPAEPAE" #name
3012#define PGM_BTH_NAME_R0_AMD64_PROT_STR(name) "pgmR0BthAMD64Prot" #name
3013#define PGM_BTH_NAME_R0_AMD64_AMD64_STR(name) "pgmR0BthAMD64AMD64" #name
3014#define PGM_BTH_NAME_R0_NESTED_REAL_STR(name) "pgmR0BthNestedReal" #name
3015#define PGM_BTH_NAME_R0_NESTED_PROT_STR(name) "pgmR0BthNestedProt" #name
3016#define PGM_BTH_NAME_R0_NESTED_32BIT_STR(name) "pgmR0BthNested32Bit" #name
3017#define PGM_BTH_NAME_R0_NESTED_PAE_STR(name) "pgmR0BthNestedPAE" #name
3018#define PGM_BTH_NAME_R0_NESTED_AMD64_STR(name) "pgmR0BthNestedAMD64" #name
3019#define PGM_BTH_NAME_R0_EPT_REAL_STR(name) "pgmR0BthEPTReal" #name
3020#define PGM_BTH_NAME_R0_EPT_PROT_STR(name) "pgmR0BthEPTProt" #name
3021#define PGM_BTH_NAME_R0_EPT_32BIT_STR(name) "pgmR0BthEPT32Bit" #name
3022#define PGM_BTH_NAME_R0_EPT_PAE_STR(name) "pgmR0BthEPTPAE" #name
3023#define PGM_BTH_NAME_R0_EPT_AMD64_STR(name) "pgmR0BthEPTAMD64" #name
3024
3025#define PGM_BTH_DECL(type, name) PGM_CTX_DECL(type) PGM_BTH_NAME(name)
3026#define PGM_BTH_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Bth##name))
3027/** @} */
3028
3029/**
3030 * Data for each paging mode.
3031 */
3032typedef struct PGMMODEDATA
3033{
3034 /** The guest mode type. */
3035 uint32_t uGstType;
3036 /** The shadow mode type. */
3037 uint32_t uShwType;
3038
3039 /** @name Function pointers for Shadow paging.
3040 * @{
3041 */
3042 DECLR3CALLBACKMEMBER(int, pfnR3ShwRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
3043 DECLR3CALLBACKMEMBER(int, pfnR3ShwExit,(PVMCPU pVCpu));
3044 DECLR3CALLBACKMEMBER(int, pfnR3ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
3045 DECLR3CALLBACKMEMBER(int, pfnR3ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags));
3046
3047 DECLRCCALLBACKMEMBER(int, pfnRCShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
3048 DECLRCCALLBACKMEMBER(int, pfnRCShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags));
3049
3050 DECLR0CALLBACKMEMBER(int, pfnR0ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
3051 DECLR0CALLBACKMEMBER(int, pfnR0ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags));
3052 /** @} */
3053
3054 /** @name Function pointers for Guest paging.
3055 * @{
3056 */
3057 DECLR3CALLBACKMEMBER(int, pfnR3GstRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
3058 DECLR3CALLBACKMEMBER(int, pfnR3GstExit,(PVMCPU pVCpu));
3059 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
3060 DECLR3CALLBACKMEMBER(int, pfnR3GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
3061 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
3062 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
3063 DECLRCCALLBACKMEMBER(int, pfnRCGstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
3064 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
3065 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
3066 DECLR0CALLBACKMEMBER(int, pfnR0GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
3067 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
3068 /** @} */
3069
3070 /** @name Function pointers for Both Shadow and Guest paging.
3071 * @{
3072 */
3073 DECLR3CALLBACKMEMBER(int, pfnR3BthRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
3074 /* no pfnR3BthTrap0eHandler */
3075 DECLR3CALLBACKMEMBER(int, pfnR3BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3076 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
3077 DECLR3CALLBACKMEMBER(int, pfnR3BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3078 DECLR3CALLBACKMEMBER(int, pfnR3BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
3079#ifdef VBOX_STRICT
3080 DECLR3CALLBACKMEMBER(unsigned, pfnR3BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
3081#endif
3082 DECLR3CALLBACKMEMBER(int, pfnR3BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
3083 DECLR3CALLBACKMEMBER(int, pfnR3BthUnmapCR3,(PVMCPU pVCpu));
3084
3085 DECLRCCALLBACKMEMBER(int, pfnRCBthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, bool *pfLockTaken));
3086 DECLRCCALLBACKMEMBER(int, pfnRCBthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3087 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
3088 DECLRCCALLBACKMEMBER(int, pfnRCBthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3089 DECLRCCALLBACKMEMBER(int, pfnRCBthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
3090#ifdef VBOX_STRICT
3091 DECLRCCALLBACKMEMBER(unsigned, pfnRCBthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
3092#endif
3093 DECLRCCALLBACKMEMBER(int, pfnRCBthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
3094 DECLRCCALLBACKMEMBER(int, pfnRCBthUnmapCR3,(PVMCPU pVCpu));
3095
3096 DECLR0CALLBACKMEMBER(int, pfnR0BthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, bool *pfLockTaken));
3097 DECLR0CALLBACKMEMBER(int, pfnR0BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3098 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
3099 DECLR0CALLBACKMEMBER(int, pfnR0BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3100 DECLR0CALLBACKMEMBER(int, pfnR0BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
3101#ifdef VBOX_STRICT
3102 DECLR0CALLBACKMEMBER(unsigned, pfnR0BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
3103#endif
3104 DECLR0CALLBACKMEMBER(int, pfnR0BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
3105 DECLR0CALLBACKMEMBER(int, pfnR0BthUnmapCR3,(PVMCPU pVCpu));
3106 /** @} */
3107} PGMMODEDATA, *PPGMMODEDATA;
3108
3109
3110#ifdef VBOX_WITH_STATISTICS
3111/**
3112 * PGM statistics.
3113 *
3114 * These lives on the heap when compiled in as they would otherwise waste
3115 * unnecessary space in release builds.
3116 */
3117typedef struct PGMSTATS
3118{
3119 /* R3 only: */
3120 STAMCOUNTER StatR3DetectedConflicts; /**< R3: Number of times PGMR3MapHasConflicts() detected a conflict. */
3121 STAMPROFILE StatR3ResolveConflict; /**< R3: pgmR3SyncPTResolveConflict() profiling (includes the entire relocation). */
3122
3123 /* R3+RZ */
3124 STAMCOUNTER StatRZChunkR3MapTlbHits; /**< RC/R0: Ring-3/0 chunk mapper TLB hits. */
3125 STAMCOUNTER StatRZChunkR3MapTlbMisses; /**< RC/R0: Ring-3/0 chunk mapper TLB misses. */
3126 STAMCOUNTER StatRZPageMapTlbHits; /**< RC/R0: Ring-3/0 page mapper TLB hits. */
3127 STAMCOUNTER StatRZPageMapTlbMisses; /**< RC/R0: Ring-3/0 page mapper TLB misses. */
3128 STAMCOUNTER StatPageMapTlbFlushes; /**< ALL: Ring-3/0 page mapper TLB flushes. */
3129 STAMCOUNTER StatPageMapTlbFlushEntry; /**< ALL: Ring-3/0 page mapper TLB flushes. */
3130 STAMCOUNTER StatR3ChunkR3MapTlbHits; /**< R3: Ring-3/0 chunk mapper TLB hits. */
3131 STAMCOUNTER StatR3ChunkR3MapTlbMisses; /**< R3: Ring-3/0 chunk mapper TLB misses. */
3132 STAMCOUNTER StatR3PageMapTlbHits; /**< R3: Ring-3/0 page mapper TLB hits. */
3133 STAMCOUNTER StatR3PageMapTlbMisses; /**< R3: Ring-3/0 page mapper TLB misses. */
3134 STAMCOUNTER StatRZRamRangeTlbHits; /**< RC/R0: RAM range TLB hits. */
3135 STAMCOUNTER StatRZRamRangeTlbMisses; /**< RC/R0: RAM range TLB misses. */
3136 STAMCOUNTER StatR3RamRangeTlbHits; /**< R3: RAM range TLB hits. */
3137 STAMCOUNTER StatR3RamRangeTlbMisses; /**< R3: RAM range TLB misses. */
3138 STAMPROFILE StatRZSyncCR3HandlerVirtualReset; /**< RC/R0: Profiling of the virtual handler resets. */
3139 STAMPROFILE StatRZSyncCR3HandlerVirtualUpdate; /**< RC/R0: Profiling of the virtual handler updates. */
3140 STAMPROFILE StatR3SyncCR3HandlerVirtualReset; /**< R3: Profiling of the virtual handler resets. */
3141 STAMPROFILE StatR3SyncCR3HandlerVirtualUpdate; /**< R3: Profiling of the virtual handler updates. */
3142 STAMCOUNTER StatR3PhysHandlerReset; /**< R3: The number of times PGMHandlerPhysicalReset is called. */
3143 STAMCOUNTER StatRZPhysHandlerReset; /**< RC/R0: The number of times PGMHandlerPhysicalReset is called. */
3144 STAMCOUNTER StatR3PhysHandlerLookupHits; /**< R3: Number of cache hits when looking up physical handlers. */
3145 STAMCOUNTER StatR3PhysHandlerLookupMisses; /**< R3: Number of cache misses when looking up physical handlers. */
3146 STAMCOUNTER StatRZPhysHandlerLookupHits; /**< RC/R0: Number of cache hits when lookup up physical handlers. */
3147 STAMCOUNTER StatRZPhysHandlerLookupMisses; /**< RC/R0: Number of cache misses when looking up physical handlers */
3148 STAMPROFILE StatRZVirtHandlerSearchByPhys; /**< RC/R0: Profiling of pgmHandlerVirtualFindByPhysAddr. */
3149 STAMPROFILE StatR3VirtHandlerSearchByPhys; /**< R3: Profiling of pgmHandlerVirtualFindByPhysAddr. */
3150 STAMCOUNTER StatRZPageReplaceShared; /**< RC/R0: Times a shared page has been replaced by a private one. */
3151 STAMCOUNTER StatRZPageReplaceZero; /**< RC/R0: Times the zero page has been replaced by a private one. */
3152/// @todo STAMCOUNTER StatRZPageHandyAllocs; /**< RC/R0: The number of times we've executed GMMR3AllocateHandyPages. */
3153 STAMCOUNTER StatR3PageReplaceShared; /**< R3: Times a shared page has been replaced by a private one. */
3154 STAMCOUNTER StatR3PageReplaceZero; /**< R3: Times the zero page has been replaced by a private one. */
3155/// @todo STAMCOUNTER StatR3PageHandyAllocs; /**< R3: The number of times we've executed GMMR3AllocateHandyPages. */
3156
3157 /* RC only: */
3158 STAMCOUNTER StatRCInvlPgConflict; /**< RC: Number of times PGMInvalidatePage() detected a mapping conflict. */
3159 STAMCOUNTER StatRCInvlPgSyncMonCR3; /**< RC: Number of times PGMInvalidatePage() ran into PGM_SYNC_MONITOR_CR3. */
3160
3161 STAMCOUNTER StatRZPhysRead;
3162 STAMCOUNTER StatRZPhysReadBytes;
3163 STAMCOUNTER StatRZPhysWrite;
3164 STAMCOUNTER StatRZPhysWriteBytes;
3165 STAMCOUNTER StatR3PhysRead;
3166 STAMCOUNTER StatR3PhysReadBytes;
3167 STAMCOUNTER StatR3PhysWrite;
3168 STAMCOUNTER StatR3PhysWriteBytes;
3169 STAMCOUNTER StatRCPhysRead;
3170 STAMCOUNTER StatRCPhysReadBytes;
3171 STAMCOUNTER StatRCPhysWrite;
3172 STAMCOUNTER StatRCPhysWriteBytes;
3173
3174 STAMCOUNTER StatRZPhysSimpleRead;
3175 STAMCOUNTER StatRZPhysSimpleReadBytes;
3176 STAMCOUNTER StatRZPhysSimpleWrite;
3177 STAMCOUNTER StatRZPhysSimpleWriteBytes;
3178 STAMCOUNTER StatR3PhysSimpleRead;
3179 STAMCOUNTER StatR3PhysSimpleReadBytes;
3180 STAMCOUNTER StatR3PhysSimpleWrite;
3181 STAMCOUNTER StatR3PhysSimpleWriteBytes;
3182 STAMCOUNTER StatRCPhysSimpleRead;
3183 STAMCOUNTER StatRCPhysSimpleReadBytes;
3184 STAMCOUNTER StatRCPhysSimpleWrite;
3185 STAMCOUNTER StatRCPhysSimpleWriteBytes;
3186
3187 STAMCOUNTER StatTrackVirgin; /**< The number of first time shadowings. */
3188 STAMCOUNTER StatTrackAliased; /**< The number of times switching to cRef2, i.e. the page is being shadowed by two PTs. */
3189 STAMCOUNTER StatTrackAliasedMany; /**< The number of times we're tracking using cRef2. */
3190 STAMCOUNTER StatTrackAliasedLots; /**< The number of times we're hitting pages which has overflowed cRef2. */
3191 STAMCOUNTER StatTrackNoExtentsLeft; /**< The number of times the extent list was exhausted. */
3192 STAMCOUNTER StatTrackOverflows; /**< The number of times the extent list grows to long. */
3193 STAMPROFILE StatTrackDeref; /**< Profiling of SyncPageWorkerTrackDeref (expensive). */
3194
3195 /** Time spent by the host OS for large page allocation. */
3196 STAMPROFILE StatAllocLargePage;
3197 /** Time spent clearing the newly allocated large pages. */
3198 STAMPROFILE StatClearLargePage;
3199 /** The number of times allocating a large pages takes more than the allowed period. */
3200 STAMCOUNTER StatLargePageOverflow;
3201 /** pgmPhysIsValidLargePage profiling - R3 */
3202 STAMPROFILE StatR3IsValidLargePage;
3203 /** pgmPhysIsValidLargePage profiling - RZ*/
3204 STAMPROFILE StatRZIsValidLargePage;
3205
3206 STAMPROFILE StatChunkAging;
3207 STAMPROFILE StatChunkFindCandidate;
3208 STAMPROFILE StatChunkUnmap;
3209 STAMPROFILE StatChunkMap;
3210} PGMSTATS;
3211#endif /* VBOX_WITH_STATISTICS */
3212
3213
3214/**
3215 * Converts a PGM pointer into a VM pointer.
3216 * @returns Pointer to the VM structure the PGM is part of.
3217 * @param pPGM Pointer to PGM instance data.
3218 */
3219#define PGM2VM(pPGM) ( (PVM)((char*)pPGM - pPGM->offVM) )
3220
3221/**
3222 * PGM Data (part of VM)
3223 */
3224typedef struct PGM
3225{
3226 /** Offset to the VM structure. */
3227 int32_t offVM;
3228 /** Offset of the PGMCPU structure relative to VMCPU. */
3229 int32_t offVCpuPGM;
3230
3231 /** @cfgm{/RamPreAlloc, boolean, false}
3232 * Indicates whether the base RAM should all be allocated before starting
3233 * the VM (default), or if it should be allocated when first written to.
3234 */
3235 bool fRamPreAlloc;
3236 /** Indicates whether write monitoring is currently in use.
3237 * This is used to prevent conflicts between live saving and page sharing
3238 * detection. */
3239 bool fPhysWriteMonitoringEngaged;
3240 /** Set if the CPU has less than 52-bit physical address width.
3241 * This is used */
3242 bool fLessThan52PhysicalAddressBits;
3243 /** Set when nested paging is active.
3244 * This is meant to save calls to HMIsNestedPagingActive and let the
3245 * compilers optimize the code better. Whether we use nested paging or
3246 * not is something we find out during VMM initialization and we won't
3247 * change this later on. */
3248 bool fNestedPaging;
3249 /** The host paging mode. (This is what SUPLib reports.) */
3250 SUPPAGINGMODE enmHostMode;
3251 /** We're not in a state which permits writes to guest memory.
3252 * (Only used in strict builds.) */
3253 bool fNoMorePhysWrites;
3254 /** @cfgm{/PageFusionAllowed, boolean, false}
3255 * Whether page fusion is allowed. */
3256 bool fPageFusionAllowed;
3257 /** @cfgm{/PGM/PciPassThrough, boolean, false}
3258 * Whether PCI passthrough is enabled. */
3259 bool fPciPassthrough;
3260 /** The number of MMIO2 regions (serves as the next MMIO2 ID). */
3261 uint8_t cMmio2Regions;
3262 /** Restore original ROM page content when resetting after loading state.
3263 * The flag is set by pgmR3LoadRomRanges and cleared at reset. This
3264 * enables the VM to start using an updated ROM without requiring powering
3265 * down the VM, just rebooting or resetting it. */
3266 bool fRestoreRomPagesOnReset;
3267 /** Whether to automatically clear all RAM pages on reset. */
3268 bool fZeroRamPagesOnReset;
3269 /** Alignment padding. */
3270 bool afAlignment3[7];
3271
3272 /** Indicates that PGMR3FinalizeMappings has been called and that further
3273 * PGMR3MapIntermediate calls will be rejected. */
3274 bool fFinalizedMappings;
3275 /** If set no conflict checks are required. */
3276 bool fMappingsFixed;
3277 /** If set if restored as fixed but we were unable to re-fixate at the old
3278 * location because of room or address incompatibilities. */
3279 bool fMappingsFixedRestored;
3280 /** Size of fixed mapping.
3281 * This is valid if either fMappingsFixed or fMappingsFixedRestored is set. */
3282 uint32_t cbMappingFixed;
3283 /** Generation ID for the RAM ranges. This member is incremented everytime
3284 * a RAM range is linked or unlinked. */
3285 uint32_t volatile idRamRangesGen;
3286
3287 /** Base address (GC) of fixed mapping.
3288 * This is valid if either fMappingsFixed or fMappingsFixedRestored is set. */
3289 RTGCPTR GCPtrMappingFixed;
3290 /** The address of the previous RAM range mapping. */
3291 RTGCPTR GCPtrPrevRamRangeMapping;
3292
3293 /** Physical access handler type for ROM protection. */
3294 PGMPHYSHANDLERTYPE hRomPhysHandlerType;
3295 /** Alignment padding. */
3296 uint32_t u32Padding;
3297
3298 /** 4 MB page mask; 32 or 36 bits depending on PSE-36 (identical for all VCPUs) */
3299 RTGCPHYS GCPhys4MBPSEMask;
3300 /** Mask containing the invalid bits of a guest physical address.
3301 * @remarks this does not stop at bit 52. */
3302 RTGCPHYS GCPhysInvAddrMask;
3303
3304
3305 /** RAM range TLB for R3. */
3306 R3PTRTYPE(PPGMRAMRANGE) apRamRangesTlbR3[PGM_RAMRANGE_TLB_ENTRIES];
3307 /** Pointer to the list of RAM ranges (Phys GC -> Phys HC conversion) - for R3.
3308 * This is sorted by physical address and contains no overlapping ranges. */
3309 R3PTRTYPE(PPGMRAMRANGE) pRamRangesXR3;
3310 /** Root of the RAM range search tree for ring-3. */
3311 R3PTRTYPE(PPGMRAMRANGE) pRamRangeTreeR3;
3312 /** PGM offset based trees - R3 Ptr. */
3313 R3PTRTYPE(PPGMTREES) pTreesR3;
3314 /** Caching the last physical handler we looked up in R3. */
3315 R3PTRTYPE(PPGMPHYSHANDLER) pLastPhysHandlerR3;
3316 /** Shadow Page Pool - R3 Ptr. */
3317 R3PTRTYPE(PPGMPOOL) pPoolR3;
3318 /** Linked list of GC mappings - for HC.
3319 * The list is sorted ascending on address. */
3320 R3PTRTYPE(PPGMMAPPING) pMappingsR3;
3321 /** Pointer to the list of ROM ranges - for R3.
3322 * This is sorted by physical address and contains no overlapping ranges. */
3323 R3PTRTYPE(PPGMROMRANGE) pRomRangesR3;
3324 /** Pointer to the list of MMIO2 ranges - for R3.
3325 * Registration order. */
3326 R3PTRTYPE(PPGMREGMMIORANGE) pRegMmioRangesR3;
3327 /** Pointer to SHW+GST mode data (function pointers).
3328 * The index into this table is made up from */
3329 R3PTRTYPE(PPGMMODEDATA) paModeData;
3330 RTR3PTR R3PtrAlignment0;
3331 /** MMIO2 lookup array for ring-3. Indexed by idMmio2 minus 1. */
3332 R3PTRTYPE(PPGMREGMMIORANGE) apMmio2RangesR3[PGM_MMIO2_MAX_RANGES];
3333
3334 /** RAM range TLB for R0. */
3335 R0PTRTYPE(PPGMRAMRANGE) apRamRangesTlbR0[PGM_RAMRANGE_TLB_ENTRIES];
3336 /** R0 pointer corresponding to PGM::pRamRangesXR3. */
3337 R0PTRTYPE(PPGMRAMRANGE) pRamRangesXR0;
3338 /** Root of the RAM range search tree for ring-0. */
3339 R0PTRTYPE(PPGMRAMRANGE) pRamRangeTreeR0;
3340 /** PGM offset based trees - R0 Ptr. */
3341 R0PTRTYPE(PPGMTREES) pTreesR0;
3342 /** Caching the last physical handler we looked up in R0. */
3343 R0PTRTYPE(PPGMPHYSHANDLER) pLastPhysHandlerR0;
3344 /** Shadow Page Pool - R0 Ptr. */
3345 R0PTRTYPE(PPGMPOOL) pPoolR0;
3346 /** Linked list of GC mappings - for R0.
3347 * The list is sorted ascending on address. */
3348 R0PTRTYPE(PPGMMAPPING) pMappingsR0;
3349 /** R0 pointer corresponding to PGM::pRomRangesR3. */
3350 R0PTRTYPE(PPGMROMRANGE) pRomRangesR0;
3351 RTR0PTR R0PtrAlignment0;
3352 /** MMIO2 lookup array for ring-0. Indexed by idMmio2 minus 1. */
3353 R0PTRTYPE(PPGMREGMMIORANGE) apMmio2RangesR0[PGM_MMIO2_MAX_RANGES];
3354
3355 /** RAM range TLB for RC. */
3356 RCPTRTYPE(PPGMRAMRANGE) apRamRangesTlbRC[PGM_RAMRANGE_TLB_ENTRIES];
3357 /** RC pointer corresponding to PGM::pRamRangesXR3. */
3358 RCPTRTYPE(PPGMRAMRANGE) pRamRangesXRC;
3359 /** Root of the RAM range search tree for raw-mode context. */
3360 RCPTRTYPE(PPGMRAMRANGE) pRamRangeTreeRC;
3361 /** PGM offset based trees - RC Ptr. */
3362 RCPTRTYPE(PPGMTREES) pTreesRC;
3363 /** Caching the last physical handler we looked up in RC. */
3364 RCPTRTYPE(PPGMPHYSHANDLER) pLastPhysHandlerRC;
3365 /** Shadow Page Pool - RC Ptr. */
3366 RCPTRTYPE(PPGMPOOL) pPoolRC;
3367 /** Linked list of GC mappings - for RC.
3368 * The list is sorted ascending on address. */
3369 RCPTRTYPE(PPGMMAPPING) pMappingsRC;
3370 /** RC pointer corresponding to PGM::pRomRangesR3. */
3371 RCPTRTYPE(PPGMROMRANGE) pRomRangesRC;
3372 RTRCPTR RCPtrAlignment0;
3373 /** Pointer to the page table entries for the dynamic page mapping area - GCPtr. */
3374 RCPTRTYPE(PX86PTE) paDynPageMap32BitPTEsGC;
3375 /** Pointer to the page table entries for the dynamic page mapping area - GCPtr. */
3376 RCPTRTYPE(PPGMSHWPTEPAE) paDynPageMapPaePTEsGC;
3377
3378
3379 /** Pointer to the 5 page CR3 content mapping.
3380 * The first page is always the CR3 (in some form) while the 4 other pages
3381 * are used of the PDs in PAE mode. */
3382 RTGCPTR GCPtrCR3Mapping;
3383
3384 /** @name Intermediate Context
3385 * @{ */
3386 /** Pointer to the intermediate page directory - Normal. */
3387 R3PTRTYPE(PX86PD) pInterPD;
3388 /** Pointer to the intermediate page tables - Normal.
3389 * There are two page tables, one for the identity mapping and one for
3390 * the host context mapping (of the core code). */
3391 R3PTRTYPE(PX86PT) apInterPTs[2];
3392 /** Pointer to the intermediate page tables - PAE. */
3393 R3PTRTYPE(PX86PTPAE) apInterPaePTs[2];
3394 /** Pointer to the intermediate page directory - PAE. */
3395 R3PTRTYPE(PX86PDPAE) apInterPaePDs[4];
3396 /** Pointer to the intermediate page directory - PAE. */
3397 R3PTRTYPE(PX86PDPT) pInterPaePDPT;
3398 /** Pointer to the intermediate page-map level 4 - AMD64. */
3399 R3PTRTYPE(PX86PML4) pInterPaePML4;
3400 /** Pointer to the intermediate page directory - AMD64. */
3401 R3PTRTYPE(PX86PDPT) pInterPaePDPT64;
3402 /** The Physical Address (HC) of the intermediate Page Directory - Normal. */
3403 RTHCPHYS HCPhysInterPD;
3404 /** The Physical Address (HC) of the intermediate Page Directory Pointer Table - PAE. */
3405 RTHCPHYS HCPhysInterPaePDPT;
3406 /** The Physical Address (HC) of the intermediate Page Map Level 4 table - AMD64. */
3407 RTHCPHYS HCPhysInterPaePML4;
3408 /** @} */
3409
3410 /** Base address of the dynamic page mapping area.
3411 * The array is MM_HYPER_DYNAMIC_SIZE bytes big.
3412 *
3413 * @todo The plan of keeping PGMRCDYNMAP private to PGMRZDynMap.cpp didn't
3414 * work out. Some cleaning up of the initialization that would
3415 * remove this memory is yet to be done...
3416 */
3417 RCPTRTYPE(uint8_t *) pbDynPageMapBaseGC;
3418 /** The address of the raw-mode context mapping cache. */
3419 RCPTRTYPE(PPGMRCDYNMAP) pRCDynMap;
3420 /** The address of the ring-0 mapping cache if we're making use of it. */
3421 RTR0PTR pvR0DynMapUsed;
3422
3423 /** Hack: Number of deprecated page mapping locks taken by the current lock
3424 * owner via pgmPhysGCPhys2CCPtrInternalDepr. */
3425 uint32_t cDeprecatedPageLocks;
3426#if HC_ARCH_BITS == 64
3427 /** Alignment padding. */
3428 uint32_t u32Alignment2;
3429#endif
3430
3431
3432 /** PGM critical section.
3433 * This protects the physical & virtual access handlers, ram ranges,
3434 * and the page flag updating (some of it anyway).
3435 */
3436 PDMCRITSECT CritSectX;
3437
3438 /**
3439 * Data associated with managing the ring-3 mappings of the allocation chunks.
3440 */
3441 struct
3442 {
3443 /** The chunk tree, ordered by chunk id. */
3444#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
3445 R3PTRTYPE(PAVLU32NODECORE) pTree;
3446#else
3447 R3R0PTRTYPE(PAVLU32NODECORE) pTree;
3448#endif
3449#if HC_ARCH_BITS == 32
3450 uint32_t u32Alignment0;
3451#endif
3452 /** The chunk mapping TLB. */
3453 PGMCHUNKR3MAPTLB Tlb;
3454 /** The number of mapped chunks. */
3455 uint32_t c;
3456 /** @cfgm{/PGM/MaxRing3Chunks, uint32_t, host dependent}
3457 * The maximum number of mapped chunks. On 64-bit this is unlimited by default,
3458 * on 32-bit it defaults to 1 or 3 GB depending on the host. */
3459 uint32_t cMax;
3460 /** The current time. This is incremented whenever a chunk is inserted. */
3461 uint32_t iNow;
3462 /** Alignment padding. */
3463 uint32_t u32Alignment1;
3464 } ChunkR3Map;
3465
3466 /**
3467 * The page mapping TLB for ring-3 and (for the time being) ring-0.
3468 */
3469 PGMPAGER3MAPTLB PhysTlbHC;
3470
3471 /** @name The zero page.
3472 * @{ */
3473 /** The host physical address of the zero page. */
3474 RTHCPHYS HCPhysZeroPg;
3475 /** The ring-3 mapping of the zero page. */
3476 RTR3PTR pvZeroPgR3;
3477 /** The ring-0 mapping of the zero page. */
3478 RTR0PTR pvZeroPgR0;
3479 /** The GC mapping of the zero page. */
3480 RTRCPTR pvZeroPgRC;
3481 RTRCPTR RCPtrAlignment3;
3482 /** @}*/
3483
3484 /** @name The Invalid MMIO page.
3485 * This page is filled with 0xfeedface.
3486 * @{ */
3487 /** The host physical address of the invalid MMIO page. */
3488 RTHCPHYS HCPhysMmioPg;
3489 /** The host pysical address of the invalid MMIO page plus all invalid
3490 * physical address bits set. This is used to trigger X86_TRAP_PF_RSVD.
3491 * @remarks Check fLessThan52PhysicalAddressBits before use. */
3492 RTHCPHYS HCPhysInvMmioPg;
3493 /** The ring-3 mapping of the invalid MMIO page. */
3494 RTR3PTR pvMmioPgR3;
3495#if HC_ARCH_BITS == 32
3496 RTR3PTR R3PtrAlignment4;
3497#endif
3498 /** @} */
3499
3500
3501 /** The number of handy pages. */
3502 uint32_t cHandyPages;
3503
3504 /** The number of large handy pages. */
3505 uint32_t cLargeHandyPages;
3506
3507 /**
3508 * Array of handy pages.
3509 *
3510 * This array is used in a two way communication between pgmPhysAllocPage
3511 * and GMMR0AllocateHandyPages, with PGMR3PhysAllocateHandyPages serving as
3512 * an intermediary.
3513 *
3514 * The size of this array is important, see pgmPhysEnsureHandyPage for details.
3515 * (The current size of 32 pages, means 128 KB of handy memory.)
3516 */
3517 GMMPAGEDESC aHandyPages[PGM_HANDY_PAGES];
3518
3519 /**
3520 * Array of large handy pages. (currently size 1)
3521 *
3522 * This array is used in a two way communication between pgmPhysAllocLargePage
3523 * and GMMR0AllocateLargePage, with PGMR3PhysAllocateLargePage serving as
3524 * an intermediary.
3525 */
3526 GMMPAGEDESC aLargeHandyPage[1];
3527
3528 /**
3529 * Live save data.
3530 */
3531 struct
3532 {
3533 /** Per type statistics. */
3534 struct
3535 {
3536 /** The number of ready pages. */
3537 uint32_t cReadyPages;
3538 /** The number of dirty pages. */
3539 uint32_t cDirtyPages;
3540 /** The number of ready zero pages. */
3541 uint32_t cZeroPages;
3542 /** The number of write monitored pages. */
3543 uint32_t cMonitoredPages;
3544 } Rom,
3545 Mmio2,
3546 Ram;
3547 /** The number of ignored pages in the RAM ranges (i.e. MMIO, MMIO2 and ROM). */
3548 uint32_t cIgnoredPages;
3549 /** Indicates that a live save operation is active. */
3550 bool fActive;
3551 /** Padding. */
3552 bool afReserved[2];
3553 /** The next history index. */
3554 uint8_t iDirtyPagesHistory;
3555 /** History of the total amount of dirty pages. */
3556 uint32_t acDirtyPagesHistory[64];
3557 /** Short term dirty page average. */
3558 uint32_t cDirtyPagesShort;
3559 /** Long term dirty page average. */
3560 uint32_t cDirtyPagesLong;
3561 /** The number of saved pages. This is used to get some kind of estimate of the
3562 * link speed so we can decide when we're done. It is reset after the first
3563 * 7 passes so the speed estimate doesn't get inflated by the initial set of
3564 * zero pages. */
3565 uint64_t cSavedPages;
3566 /** The nanosecond timestamp when cSavedPages was 0. */
3567 uint64_t uSaveStartNS;
3568 /** Pages per second (for statistics). */
3569 uint32_t cPagesPerSecond;
3570 uint32_t cAlignment;
3571 } LiveSave;
3572
3573 /** @name Error injection.
3574 * @{ */
3575 /** Inject handy page allocation errors pretending we're completely out of
3576 * memory. */
3577 bool volatile fErrInjHandyPages;
3578 /** Padding. */
3579 bool afReserved[3];
3580 /** @} */
3581
3582 /** @name Release Statistics
3583 * @{ */
3584 uint32_t cAllPages; /**< The total number of pages. (Should be Private + Shared + Zero + Pure MMIO.) */
3585 uint32_t cPrivatePages; /**< The number of private pages. */
3586 uint32_t cSharedPages; /**< The number of shared pages. */
3587 uint32_t cReusedSharedPages; /**< The number of reused shared pages. */
3588 uint32_t cZeroPages; /**< The number of zero backed pages. */
3589 uint32_t cPureMmioPages; /**< The number of pure MMIO pages. */
3590 uint32_t cMonitoredPages; /**< The number of write monitored pages. */
3591 uint32_t cWrittenToPages; /**< The number of previously write monitored pages. */
3592 uint32_t cWriteLockedPages; /**< The number of write locked pages. */
3593 uint32_t cReadLockedPages; /**< The number of read locked pages. */
3594 uint32_t cBalloonedPages; /**< The number of ballooned pages. */
3595 uint32_t cMappedChunks; /**< Number of times we mapped a chunk. */
3596 uint32_t cUnmappedChunks; /**< Number of times we unmapped a chunk. */
3597 uint32_t cLargePages; /**< The number of large pages. */
3598 uint32_t cLargePagesDisabled; /**< The number of disabled large pages. */
3599/* uint32_t aAlignment4[1]; */
3600
3601 /** The number of times we were forced to change the hypervisor region location. */
3602 STAMCOUNTER cRelocations;
3603
3604 STAMCOUNTER StatLargePageReused; /**< The number of large pages we've reused.*/
3605 STAMCOUNTER StatLargePageRefused; /**< The number of times we couldn't use a large page.*/
3606 STAMCOUNTER StatLargePageRecheck; /**< The number of times we rechecked a disabled large page.*/
3607
3608 STAMPROFILE StatShModCheck; /**< Profiles shared module checks. */
3609 /** @} */
3610
3611#ifdef VBOX_WITH_STATISTICS
3612 /** @name Statistics on the heap.
3613 * @{ */
3614 R3PTRTYPE(PGMSTATS *) pStatsR3;
3615 R0PTRTYPE(PGMSTATS *) pStatsR0;
3616 RCPTRTYPE(PGMSTATS *) pStatsRC;
3617 RTRCPTR RCPtrAlignment;
3618 /** @} */
3619#endif
3620} PGM;
3621#ifndef IN_TSTVMSTRUCTGC /* HACK */
3622AssertCompileMemberAlignment(PGM, paDynPageMap32BitPTEsGC, 8);
3623AssertCompileMemberAlignment(PGM, GCPtrMappingFixed, sizeof(RTGCPTR));
3624AssertCompileMemberAlignment(PGM, HCPhysInterPD, 8);
3625AssertCompileMemberAlignment(PGM, CritSectX, 8);
3626AssertCompileMemberAlignment(PGM, ChunkR3Map, 8);
3627AssertCompileMemberAlignment(PGM, PhysTlbHC, 8);
3628AssertCompileMemberAlignment(PGM, HCPhysZeroPg, 8);
3629AssertCompileMemberAlignment(PGM, aHandyPages, 8);
3630AssertCompileMemberAlignment(PGM, cRelocations, 8);
3631#endif /* !IN_TSTVMSTRUCTGC */
3632/** Pointer to the PGM instance data. */
3633typedef PGM *PPGM;
3634
3635
3636
3637typedef struct PGMCPUSTATS
3638{
3639 /* Common */
3640 STAMCOUNTER StatSyncPtPD[X86_PG_ENTRIES]; /**< SyncPT - PD distribution. */
3641 STAMCOUNTER StatSyncPagePD[X86_PG_ENTRIES]; /**< SyncPage - PD distribution. */
3642
3643 /* R0 only: */
3644 STAMPROFILE StatR0NpMiscfg; /**< R0: PGMR0Trap0eHandlerNPMisconfig() profiling. */
3645 STAMCOUNTER StatR0NpMiscfgSyncPage; /**< R0: SyncPage calls from PGMR0Trap0eHandlerNPMisconfig(). */
3646
3647 /* RZ only: */
3648 STAMPROFILE StatRZTrap0e; /**< RC/R0: PGMTrap0eHandler() profiling. */
3649 STAMPROFILE StatRZTrap0eTime2Ballooned; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is read access to a ballooned page. */
3650 STAMPROFILE StatRZTrap0eTime2CSAM; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is CSAM. */
3651 STAMPROFILE StatRZTrap0eTime2DirtyAndAccessed; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is dirty and/or accessed bit emulation. */
3652 STAMPROFILE StatRZTrap0eTime2GuestTrap; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a guest trap. */
3653 STAMPROFILE StatRZTrap0eTime2HndPhys; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a physical handler. */
3654 STAMPROFILE StatRZTrap0eTime2HndVirt; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a virtual handler. */
3655 STAMPROFILE StatRZTrap0eTime2HndUnhandled; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is access outside the monitored areas of a monitored page. */
3656 STAMPROFILE StatRZTrap0eTime2InvalidPhys; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is access to an invalid physical guest address. */
3657 STAMPROFILE StatRZTrap0eTime2MakeWritable; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a page that needed to be made writable. */
3658 STAMPROFILE StatRZTrap0eTime2Mapping; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is the guest mappings. */
3659 STAMPROFILE StatRZTrap0eTime2Misc; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is not known. */
3660 STAMPROFILE StatRZTrap0eTime2OutOfSync; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync page. */
3661 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndPhys; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync physical handler page. */
3662 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndVirt; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync virtual handler page. */
3663 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndObs; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an obsolete handler page. */
3664 STAMPROFILE StatRZTrap0eTime2SyncPT; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is lazy syncing of a PT. */
3665 STAMPROFILE StatRZTrap0eTime2WPEmulation; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is CR0.WP emulation. */
3666 STAMPROFILE StatRZTrap0eTime2Wp0RoUsHack; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is CR0.WP and netware hack to be enabled. */
3667 STAMPROFILE StatRZTrap0eTime2Wp0RoUsUnhack; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is CR0.WP and netware hack to be disabled. */
3668 STAMCOUNTER StatRZTrap0eConflicts; /**< RC/R0: The number of times \#PF was caused by an undetected conflict. */
3669 STAMCOUNTER StatRZTrap0eHandlersMapping; /**< RC/R0: Number of traps due to access handlers in mappings. */
3670 STAMCOUNTER StatRZTrap0eHandlersOutOfSync; /**< RC/R0: Number of out-of-sync handled pages. */
3671 STAMCOUNTER StatRZTrap0eHandlersPhysAll; /**< RC/R0: Number of traps due to physical all-access handlers. */
3672 STAMCOUNTER StatRZTrap0eHandlersPhysAllOpt; /**< RC/R0: Number of the physical all-access handler traps using the optimization. */
3673 STAMCOUNTER StatRZTrap0eHandlersPhysWrite; /**< RC/R0: Number of traps due to write-physical access handlers. */
3674 STAMCOUNTER StatRZTrap0eHandlersVirtual; /**< RC/R0: Number of traps due to virtual access handlers. */
3675 STAMCOUNTER StatRZTrap0eHandlersVirtualByPhys; /**< RC/R0: Number of traps due to virtual access handlers found by physical address. */
3676 STAMCOUNTER StatRZTrap0eHandlersVirtualUnmarked;/**< RC/R0: Number of traps due to virtual access handlers found by virtual address (without proper physical flags). */
3677 STAMCOUNTER StatRZTrap0eHandlersUnhandled; /**< RC/R0: Number of traps due to access outside range of monitored page(s). */
3678 STAMCOUNTER StatRZTrap0eHandlersInvalid; /**< RC/R0: Number of traps due to access to invalid physical memory. */
3679 STAMCOUNTER StatRZTrap0eUSNotPresentRead; /**< RC/R0: \#PF err kind */
3680 STAMCOUNTER StatRZTrap0eUSNotPresentWrite; /**< RC/R0: \#PF err kind */
3681 STAMCOUNTER StatRZTrap0eUSWrite; /**< RC/R0: \#PF err kind */
3682 STAMCOUNTER StatRZTrap0eUSReserved; /**< RC/R0: \#PF err kind */
3683 STAMCOUNTER StatRZTrap0eUSNXE; /**< RC/R0: \#PF err kind */
3684 STAMCOUNTER StatRZTrap0eUSRead; /**< RC/R0: \#PF err kind */
3685 STAMCOUNTER StatRZTrap0eSVNotPresentRead; /**< RC/R0: \#PF err kind */
3686 STAMCOUNTER StatRZTrap0eSVNotPresentWrite; /**< RC/R0: \#PF err kind */
3687 STAMCOUNTER StatRZTrap0eSVWrite; /**< RC/R0: \#PF err kind */
3688 STAMCOUNTER StatRZTrap0eSVReserved; /**< RC/R0: \#PF err kind */
3689 STAMCOUNTER StatRZTrap0eSNXE; /**< RC/R0: \#PF err kind */
3690 STAMCOUNTER StatRZTrap0eGuestPF; /**< RC/R0: Real guest \#PFs. */
3691 STAMCOUNTER StatRZTrap0eGuestPFMapping; /**< RC/R0: Real guest \#PF to HMA or other mapping. */
3692 STAMCOUNTER StatRZTrap0eWPEmulInRZ; /**< RC/R0: WP=0 virtualization trap, handled. */
3693 STAMCOUNTER StatRZTrap0eWPEmulToR3; /**< RC/R0: WP=0 virtualization trap, chickened out. */
3694 STAMCOUNTER StatRZTrap0ePD[X86_PG_ENTRIES]; /**< RC/R0: PD distribution of the \#PFs. */
3695 STAMCOUNTER StatRZGuestCR3WriteHandled; /**< RC/R0: The number of times WriteHandlerCR3() was successfully called. */
3696 STAMCOUNTER StatRZGuestCR3WriteUnhandled; /**< RC/R0: The number of times WriteHandlerCR3() was called and we had to fall back to the recompiler. */
3697 STAMCOUNTER StatRZGuestCR3WriteConflict; /**< RC/R0: The number of times WriteHandlerCR3() was called and a conflict was detected. */
3698 STAMCOUNTER StatRZGuestROMWriteHandled; /**< RC/R0: The number of times pgmPhysRomWriteHandler() was successfully called. */
3699 STAMCOUNTER StatRZGuestROMWriteUnhandled; /**< RC/R0: The number of times pgmPhysRomWriteHandler() was called and we had to fall back to the recompiler */
3700 STAMCOUNTER StatRZDynMapMigrateInvlPg; /**< RZ: invlpg in PGMR0DynMapMigrateAutoSet. */
3701 STAMPROFILE StatRZDynMapGCPageInl; /**< RZ: Calls to pgmRZDynMapGCPageInlined. */
3702 STAMCOUNTER StatRZDynMapGCPageInlHits; /**< RZ: Hash table lookup hits. */
3703 STAMCOUNTER StatRZDynMapGCPageInlMisses; /**< RZ: Misses that falls back to the code common. */
3704 STAMCOUNTER StatRZDynMapGCPageInlRamHits; /**< RZ: 1st ram range hits. */
3705 STAMCOUNTER StatRZDynMapGCPageInlRamMisses; /**< RZ: 1st ram range misses, takes slow path. */
3706 STAMPROFILE StatRZDynMapHCPageInl; /**< RZ: Calls to pgmRZDynMapHCPageInlined. */
3707 STAMCOUNTER StatRZDynMapHCPageInlHits; /**< RZ: Hash table lookup hits. */
3708 STAMCOUNTER StatRZDynMapHCPageInlMisses; /**< RZ: Misses that falls back to the code common. */
3709 STAMPROFILE StatRZDynMapHCPage; /**< RZ: Calls to pgmRZDynMapHCPageCommon. */
3710 STAMCOUNTER StatRZDynMapSetOptimize; /**< RZ: Calls to pgmRZDynMapOptimizeAutoSet. */
3711 STAMCOUNTER StatRZDynMapSetSearchFlushes; /**< RZ: Set search restoring to subset flushes. */
3712 STAMCOUNTER StatRZDynMapSetSearchHits; /**< RZ: Set search hits. */
3713 STAMCOUNTER StatRZDynMapSetSearchMisses; /**< RZ: Set search misses. */
3714 STAMCOUNTER StatRZDynMapPage; /**< RZ: Calls to pgmR0DynMapPage. */
3715 STAMCOUNTER StatRZDynMapPageHits0; /**< RZ: Hits at iPage+0. */
3716 STAMCOUNTER StatRZDynMapPageHits1; /**< RZ: Hits at iPage+1. */
3717 STAMCOUNTER StatRZDynMapPageHits2; /**< RZ: Hits at iPage+2. */
3718 STAMCOUNTER StatRZDynMapPageInvlPg; /**< RZ: invlpg. */
3719 STAMCOUNTER StatRZDynMapPageSlow; /**< RZ: Calls to pgmR0DynMapPageSlow. */
3720 STAMCOUNTER StatRZDynMapPageSlowLoopHits; /**< RZ: Hits in the pgmR0DynMapPageSlow search loop. */
3721 STAMCOUNTER StatRZDynMapPageSlowLoopMisses; /**< RZ: Misses in the pgmR0DynMapPageSlow search loop. */
3722 //STAMCOUNTER StatRZDynMapPageSlowLostHits; /**< RZ: Lost hits. */
3723 STAMCOUNTER StatRZDynMapSubsets; /**< RZ: Times PGMDynMapPushAutoSubset was called. */
3724 STAMCOUNTER StatRZDynMapPopFlushes; /**< RZ: Times PGMDynMapPopAutoSubset flushes the subset. */
3725 STAMCOUNTER aStatRZDynMapSetFilledPct[11]; /**< RZ: Set fill distribution, percent. */
3726
3727 /* HC - R3 and (maybe) R0: */
3728
3729 /* RZ & R3: */
3730 STAMPROFILE StatRZSyncCR3; /**< RC/R0: PGMSyncCR3() profiling. */
3731 STAMPROFILE StatRZSyncCR3Handlers; /**< RC/R0: Profiling of the PGMSyncCR3() update handler section. */
3732 STAMCOUNTER StatRZSyncCR3Global; /**< RC/R0: The number of global CR3 syncs. */
3733 STAMCOUNTER StatRZSyncCR3NotGlobal; /**< RC/R0: The number of non-global CR3 syncs. */
3734 STAMCOUNTER StatRZSyncCR3DstCacheHit; /**< RC/R0: The number of times we got some kind of cache hit on a page table. */
3735 STAMCOUNTER StatRZSyncCR3DstFreed; /**< RC/R0: The number of times we've had to free a shadow entry. */
3736 STAMCOUNTER StatRZSyncCR3DstFreedSrcNP; /**< RC/R0: The number of times we've had to free a shadow entry for which the source entry was not present. */
3737 STAMCOUNTER StatRZSyncCR3DstNotPresent; /**< RC/R0: The number of times we've encountered a not present shadow entry for a present guest entry. */
3738 STAMCOUNTER StatRZSyncCR3DstSkippedGlobalPD; /**< RC/R0: The number of times a global page directory wasn't flushed. */
3739 STAMCOUNTER StatRZSyncCR3DstSkippedGlobalPT; /**< RC/R0: The number of times a page table with only global entries wasn't flushed. */
3740 STAMPROFILE StatRZSyncPT; /**< RC/R0: PGMSyncPT() profiling. */
3741 STAMCOUNTER StatRZSyncPTFailed; /**< RC/R0: The number of times PGMSyncPT() failed. */
3742 STAMCOUNTER StatRZSyncPT4K; /**< RC/R0: Number of 4KB syncs. */
3743 STAMCOUNTER StatRZSyncPT4M; /**< RC/R0: Number of 4MB syncs. */
3744 STAMCOUNTER StatRZSyncPagePDNAs; /**< RC/R0: The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit. */
3745 STAMCOUNTER StatRZSyncPagePDOutOfSync; /**< RC/R0: The number of time we've encountered an out-of-sync PD in SyncPage. */
3746 STAMCOUNTER StatRZAccessedPage; /**< RC/R0: The number of pages marked not present for accessed bit emulation. */
3747 STAMPROFILE StatRZDirtyBitTracking; /**< RC/R0: Profiling the dirty bit tracking in CheckPageFault(). */
3748 STAMCOUNTER StatRZDirtyPage; /**< RC/R0: The number of pages marked read-only for dirty bit tracking. */
3749 STAMCOUNTER StatRZDirtyPageBig; /**< RC/R0: The number of pages marked read-only for dirty bit tracking. */
3750 STAMCOUNTER StatRZDirtyPageSkipped; /**< RC/R0: The number of pages already dirty or readonly. */
3751 STAMCOUNTER StatRZDirtyPageTrap; /**< RC/R0: The number of traps generated for dirty bit tracking. */
3752 STAMCOUNTER StatRZDirtyPageStale; /**< RC/R0: The number of traps generated for dirty bit tracking. (stale tlb entries) */
3753 STAMCOUNTER StatRZDirtyTrackRealPF; /**< RC/R0: The number of real pages faults during dirty bit tracking. */
3754 STAMCOUNTER StatRZDirtiedPage; /**< RC/R0: The number of pages marked dirty because of write accesses. */
3755 STAMCOUNTER StatRZPageAlreadyDirty; /**< RC/R0: The number of pages already marked dirty because of write accesses. */
3756 STAMPROFILE StatRZInvalidatePage; /**< RC/R0: PGMInvalidatePage() profiling. */
3757 STAMCOUNTER StatRZInvalidatePage4KBPages; /**< RC/R0: The number of times PGMInvalidatePage() was called for a 4KB page. */
3758 STAMCOUNTER StatRZInvalidatePage4MBPages; /**< RC/R0: The number of times PGMInvalidatePage() was called for a 4MB page. */
3759 STAMCOUNTER StatRZInvalidatePage4MBPagesSkip; /**< RC/R0: The number of times PGMInvalidatePage() skipped a 4MB page. */
3760 STAMCOUNTER StatRZInvalidatePagePDMappings; /**< RC/R0: The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict). */
3761 STAMCOUNTER StatRZInvalidatePagePDNAs; /**< RC/R0: The number of times PGMInvalidatePage() was called for a not accessed page directory. */
3762 STAMCOUNTER StatRZInvalidatePagePDNPs; /**< RC/R0: The number of times PGMInvalidatePage() was called for a not present page directory. */
3763 STAMCOUNTER StatRZInvalidatePagePDOutOfSync; /**< RC/R0: The number of times PGMInvalidatePage() was called for an out of sync page directory. */
3764 STAMCOUNTER StatRZInvalidatePageSkipped; /**< RC/R0: The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3. */
3765 STAMCOUNTER StatRZPageOutOfSyncUser; /**< RC/R0: The number of times user page is out of sync was detected in \#PF or VerifyAccessSyncPage. */
3766 STAMCOUNTER StatRZPageOutOfSyncSupervisor; /**< RC/R0: The number of times supervisor page is out of sync was detected in in \#PF or VerifyAccessSyncPage. */
3767 STAMCOUNTER StatRZPageOutOfSyncUserWrite; /**< RC/R0: The number of times user page is out of sync was detected in \#PF. */
3768 STAMCOUNTER StatRZPageOutOfSyncSupervisorWrite; /**< RC/R0: The number of times supervisor page is out of sync was detected in in \#PF. */
3769 STAMCOUNTER StatRZPageOutOfSyncBallloon; /**< RC/R0: The number of times a ballooned page was accessed (read). */
3770 STAMPROFILE StatRZPrefetch; /**< RC/R0: PGMPrefetchPage. */
3771 STAMPROFILE StatRZFlushTLB; /**< RC/R0: Profiling of the PGMFlushTLB() body. */
3772 STAMCOUNTER StatRZFlushTLBNewCR3; /**< RC/R0: The number of times PGMFlushTLB was called with a new CR3, non-global. (switch) */
3773 STAMCOUNTER StatRZFlushTLBNewCR3Global; /**< RC/R0: The number of times PGMFlushTLB was called with a new CR3, global. (switch) */
3774 STAMCOUNTER StatRZFlushTLBSameCR3; /**< RC/R0: The number of times PGMFlushTLB was called with the same CR3, non-global. (flush) */
3775 STAMCOUNTER StatRZFlushTLBSameCR3Global; /**< RC/R0: The number of times PGMFlushTLB was called with the same CR3, global. (flush) */
3776 STAMPROFILE StatRZGstModifyPage; /**< RC/R0: Profiling of the PGMGstModifyPage() body */
3777
3778 STAMPROFILE StatR3SyncCR3; /**< R3: PGMSyncCR3() profiling. */
3779 STAMPROFILE StatR3SyncCR3Handlers; /**< R3: Profiling of the PGMSyncCR3() update handler section. */
3780 STAMCOUNTER StatR3SyncCR3Global; /**< R3: The number of global CR3 syncs. */
3781 STAMCOUNTER StatR3SyncCR3NotGlobal; /**< R3: The number of non-global CR3 syncs. */
3782 STAMCOUNTER StatR3SyncCR3DstFreed; /**< R3: The number of times we've had to free a shadow entry. */
3783 STAMCOUNTER StatR3SyncCR3DstFreedSrcNP; /**< R3: The number of times we've had to free a shadow entry for which the source entry was not present. */
3784 STAMCOUNTER StatR3SyncCR3DstNotPresent; /**< R3: The number of times we've encountered a not present shadow entry for a present guest entry. */
3785 STAMCOUNTER StatR3SyncCR3DstSkippedGlobalPD; /**< R3: The number of times a global page directory wasn't flushed. */
3786 STAMCOUNTER StatR3SyncCR3DstSkippedGlobalPT; /**< R3: The number of times a page table with only global entries wasn't flushed. */
3787 STAMCOUNTER StatR3SyncCR3DstCacheHit; /**< R3: The number of times we got some kind of cache hit on a page table. */
3788 STAMPROFILE StatR3SyncPT; /**< R3: PGMSyncPT() profiling. */
3789 STAMCOUNTER StatR3SyncPTFailed; /**< R3: The number of times PGMSyncPT() failed. */
3790 STAMCOUNTER StatR3SyncPT4K; /**< R3: Number of 4KB syncs. */
3791 STAMCOUNTER StatR3SyncPT4M; /**< R3: Number of 4MB syncs. */
3792 STAMCOUNTER StatR3SyncPagePDNAs; /**< R3: The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit. */
3793 STAMCOUNTER StatR3SyncPagePDOutOfSync; /**< R3: The number of time we've encountered an out-of-sync PD in SyncPage. */
3794 STAMCOUNTER StatR3AccessedPage; /**< R3: The number of pages marked not present for accessed bit emulation. */
3795 STAMPROFILE StatR3DirtyBitTracking; /**< R3: Profiling the dirty bit tracking in CheckPageFault(). */
3796 STAMCOUNTER StatR3DirtyPage; /**< R3: The number of pages marked read-only for dirty bit tracking. */
3797 STAMCOUNTER StatR3DirtyPageBig; /**< R3: The number of pages marked read-only for dirty bit tracking. */
3798 STAMCOUNTER StatR3DirtyPageSkipped; /**< R3: The number of pages already dirty or readonly. */
3799 STAMCOUNTER StatR3DirtyPageTrap; /**< R3: The number of traps generated for dirty bit tracking. */
3800 STAMCOUNTER StatR3DirtyTrackRealPF; /**< R3: The number of real pages faults during dirty bit tracking. */
3801 STAMCOUNTER StatR3DirtiedPage; /**< R3: The number of pages marked dirty because of write accesses. */
3802 STAMCOUNTER StatR3PageAlreadyDirty; /**< R3: The number of pages already marked dirty because of write accesses. */
3803 STAMPROFILE StatR3InvalidatePage; /**< R3: PGMInvalidatePage() profiling. */
3804 STAMCOUNTER StatR3InvalidatePage4KBPages; /**< R3: The number of times PGMInvalidatePage() was called for a 4KB page. */
3805 STAMCOUNTER StatR3InvalidatePage4MBPages; /**< R3: The number of times PGMInvalidatePage() was called for a 4MB page. */
3806 STAMCOUNTER StatR3InvalidatePage4MBPagesSkip; /**< R3: The number of times PGMInvalidatePage() skipped a 4MB page. */
3807 STAMCOUNTER StatR3InvalidatePagePDNAs; /**< R3: The number of times PGMInvalidatePage() was called for a not accessed page directory. */
3808 STAMCOUNTER StatR3InvalidatePagePDNPs; /**< R3: The number of times PGMInvalidatePage() was called for a not present page directory. */
3809 STAMCOUNTER StatR3InvalidatePagePDMappings; /**< R3: The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict). */
3810 STAMCOUNTER StatR3InvalidatePagePDOutOfSync; /**< R3: The number of times PGMInvalidatePage() was called for an out of sync page directory. */
3811 STAMCOUNTER StatR3InvalidatePageSkipped; /**< R3: The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3. */
3812 STAMCOUNTER StatR3PageOutOfSyncUser; /**< R3: The number of times user page is out of sync was detected in \#PF or VerifyAccessSyncPage. */
3813 STAMCOUNTER StatR3PageOutOfSyncSupervisor; /**< R3: The number of times supervisor page is out of sync was detected in in \#PF or VerifyAccessSyncPage. */
3814 STAMCOUNTER StatR3PageOutOfSyncUserWrite; /**< R3: The number of times user page is out of sync was detected in \#PF. */
3815 STAMCOUNTER StatR3PageOutOfSyncSupervisorWrite; /**< R3: The number of times supervisor page is out of sync was detected in in \#PF. */
3816 STAMCOUNTER StatR3PageOutOfSyncBallloon; /**< R3: The number of times a ballooned page was accessed (read). */
3817 STAMPROFILE StatR3Prefetch; /**< R3: PGMPrefetchPage. */
3818 STAMPROFILE StatR3FlushTLB; /**< R3: Profiling of the PGMFlushTLB() body. */
3819 STAMCOUNTER StatR3FlushTLBNewCR3; /**< R3: The number of times PGMFlushTLB was called with a new CR3, non-global. (switch) */
3820 STAMCOUNTER StatR3FlushTLBNewCR3Global; /**< R3: The number of times PGMFlushTLB was called with a new CR3, global. (switch) */
3821 STAMCOUNTER StatR3FlushTLBSameCR3; /**< R3: The number of times PGMFlushTLB was called with the same CR3, non-global. (flush) */
3822 STAMCOUNTER StatR3FlushTLBSameCR3Global; /**< R3: The number of times PGMFlushTLB was called with the same CR3, global. (flush) */
3823 STAMPROFILE StatR3GstModifyPage; /**< R3: Profiling of the PGMGstModifyPage() body */
3824 /** @} */
3825} PGMCPUSTATS;
3826
3827
3828/**
3829 * Converts a PGMCPU pointer into a VM pointer.
3830 * @returns Pointer to the VM structure the PGM is part of.
3831 * @param pPGM Pointer to PGMCPU instance data.
3832 */
3833#define PGMCPU2VM(pPGM) ( (PVM)((char*)(pPGM) - (pPGM)->offVM) )
3834
3835/**
3836 * Converts a PGMCPU pointer into a PGM pointer.
3837 * @returns Pointer to the VM structure the PGM is part of.
3838 * @param pPGMCpu Pointer to PGMCPU instance data.
3839 */
3840#define PGMCPU2PGM(pPGMCpu) ( (PPGM)((char *)(pPGMCpu) - (pPGMCpu)->offPGM) )
3841
3842/**
3843 * PGMCPU Data (part of VMCPU).
3844 */
3845typedef struct PGMCPU
3846{
3847 /** Offset to the VM structure. */
3848 int32_t offVM;
3849 /** Offset to the VMCPU structure. */
3850 int32_t offVCpu;
3851 /** Offset of the PGM structure relative to VMCPU. */
3852 int32_t offPGM;
3853 uint32_t uPadding0; /**< structure size alignment. */
3854
3855#if defined(VBOX_WITH_2X_4GB_ADDR_SPACE) || defined(VBOX_WITH_RAW_MODE)
3856 /** Automatically tracked physical memory mapping set.
3857 * Ring-0 and strict raw-mode builds. */
3858 PGMMAPSET AutoSet;
3859#endif
3860
3861 /** A20 gate mask.
3862 * Our current approach to A20 emulation is to let REM do it and don't bother
3863 * anywhere else. The interesting Guests will be operating with it enabled anyway.
3864 * But whould need arrise, we'll subject physical addresses to this mask. */
3865 RTGCPHYS GCPhysA20Mask;
3866 /** A20 gate state - boolean! */
3867 bool fA20Enabled;
3868 /** Mirror of the EFER.NXE bit. Managed by PGMNotifyNxeChanged. */
3869 bool fNoExecuteEnabled;
3870 /** Unused bits. */
3871 bool afUnused[2];
3872
3873 /** What needs syncing (PGM_SYNC_*).
3874 * This is used to queue operations for PGMSyncCR3, PGMInvalidatePage,
3875 * PGMFlushTLB, and PGMR3Load. */
3876 uint32_t fSyncFlags;
3877
3878 /** The shadow paging mode. */
3879 PGMMODE enmShadowMode;
3880 /** The guest paging mode. */
3881 PGMMODE enmGuestMode;
3882
3883 /** The current physical address representing in the guest CR3 register. */
3884 RTGCPHYS GCPhysCR3;
3885
3886 /** @name 32-bit Guest Paging.
3887 * @{ */
3888 /** The guest's page directory, R3 pointer. */
3889 R3PTRTYPE(PX86PD) pGst32BitPdR3;
3890#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
3891 /** The guest's page directory, R0 pointer. */
3892 R0PTRTYPE(PX86PD) pGst32BitPdR0;
3893#endif
3894 /** The guest's page directory, static RC mapping. */
3895 RCPTRTYPE(PX86PD) pGst32BitPdRC;
3896 /** Mask containing the MBZ bits of a big page PDE. */
3897 uint32_t fGst32BitMbzBigPdeMask;
3898 /** Set if the page size extension (PSE) is enabled. */
3899 bool fGst32BitPageSizeExtension;
3900 /** Alignment padding. */
3901 bool afAlignment2[3];
3902 /** @} */
3903
3904 /** @name PAE Guest Paging.
3905 * @{ */
3906 /** The guest's page directory pointer table, static RC mapping. */
3907 RCPTRTYPE(PX86PDPT) pGstPaePdptRC;
3908 /** The guest's page directory pointer table, R3 pointer. */
3909 R3PTRTYPE(PX86PDPT) pGstPaePdptR3;
3910#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
3911 /** The guest's page directory pointer table, R0 pointer. */
3912 R0PTRTYPE(PX86PDPT) pGstPaePdptR0;
3913#endif
3914
3915 /** The guest's page directories, R3 pointers.
3916 * These are individual pointers and don't have to be adjacent.
3917 * These don't have to be up-to-date - use pgmGstGetPaePD() to access them. */
3918 R3PTRTYPE(PX86PDPAE) apGstPaePDsR3[4];
3919 /** The guest's page directories, R0 pointers.
3920 * Same restrictions as apGstPaePDsR3. */
3921#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
3922 R0PTRTYPE(PX86PDPAE) apGstPaePDsR0[4];
3923#endif
3924 /** The guest's page directories, static GC mapping.
3925 * Unlike the R3/R0 array the first entry can be accessed as a 2048 entry PD.
3926 * These don't have to be up-to-date - use pgmGstGetPaePD() to access them. */
3927 RCPTRTYPE(PX86PDPAE) apGstPaePDsRC[4];
3928 /** The physical addresses of the guest page directories (PAE) pointed to by apGstPagePDsHC/GC.
3929 * @todo Remove this and use aGstPaePdpeRegs instead? */
3930 RTGCPHYS aGCPhysGstPaePDs[4];
3931 /** The values of the 4 PDPE CPU registers (PAE). */
3932 X86PDPE aGstPaePdpeRegs[4];
3933 /** The physical addresses of the monitored guest page directories (PAE). */
3934 RTGCPHYS aGCPhysGstPaePDsMonitored[4];
3935 /** Mask containing the MBZ PTE bits. */
3936 uint64_t fGstPaeMbzPteMask;
3937 /** Mask containing the MBZ PDE bits. */
3938 uint64_t fGstPaeMbzPdeMask;
3939 /** Mask containing the MBZ big page PDE bits. */
3940 uint64_t fGstPaeMbzBigPdeMask;
3941 /** Mask containing the MBZ PDPE bits. */
3942 uint64_t fGstPaeMbzPdpeMask;
3943 /** @} */
3944
3945 /** @name AMD64 Guest Paging.
3946 * @{ */
3947 /** The guest's page directory pointer table, R3 pointer. */
3948 R3PTRTYPE(PX86PML4) pGstAmd64Pml4R3;
3949#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
3950 /** The guest's page directory pointer table, R0 pointer. */
3951 R0PTRTYPE(PX86PML4) pGstAmd64Pml4R0;
3952#else
3953 RTR0PTR alignment6b; /**< alignment equalizer. */
3954#endif
3955 /** Mask containing the MBZ PTE bits. */
3956 uint64_t fGstAmd64MbzPteMask;
3957 /** Mask containing the MBZ PDE bits. */
3958 uint64_t fGstAmd64MbzPdeMask;
3959 /** Mask containing the MBZ big page PDE bits. */
3960 uint64_t fGstAmd64MbzBigPdeMask;
3961 /** Mask containing the MBZ PDPE bits. */
3962 uint64_t fGstAmd64MbzPdpeMask;
3963 /** Mask containing the MBZ big page PDPE bits. */
3964 uint64_t fGstAmd64MbzBigPdpeMask;
3965 /** Mask containing the MBZ PML4E bits. */
3966 uint64_t fGstAmd64MbzPml4eMask;
3967 /** Mask containing the PDPE bits that we shadow. */
3968 uint64_t fGstAmd64ShadowedPdpeMask;
3969 /** Mask containing the PML4E bits that we shadow. */
3970 uint64_t fGstAmd64ShadowedPml4eMask;
3971 /** @} */
3972
3973 /** @name PAE and AMD64 Guest Paging.
3974 * @{ */
3975 /** Mask containing the PTE bits that we shadow. */
3976 uint64_t fGst64ShadowedPteMask;
3977 /** Mask containing the PDE bits that we shadow. */
3978 uint64_t fGst64ShadowedPdeMask;
3979 /** Mask containing the big page PDE bits that we shadow in the PDE. */
3980 uint64_t fGst64ShadowedBigPdeMask;
3981 /** Mask containing the big page PDE bits that we shadow in the PTE. */
3982 uint64_t fGst64ShadowedBigPde4PteMask;
3983 /** @} */
3984
3985 /** Pointer to the page of the current active CR3 - R3 Ptr. */
3986 R3PTRTYPE(PPGMPOOLPAGE) pShwPageCR3R3;
3987 /** Pointer to the page of the current active CR3 - R0 Ptr. */
3988 R0PTRTYPE(PPGMPOOLPAGE) pShwPageCR3R0;
3989 /** Pointer to the page of the current active CR3 - RC Ptr. */
3990 RCPTRTYPE(PPGMPOOLPAGE) pShwPageCR3RC;
3991# if HC_ARCH_BITS == 64
3992 RTRCPTR alignment6; /**< structure size alignment. */
3993# endif
3994 /** @} */
3995
3996 /** @name Function pointers for Shadow paging.
3997 * @{
3998 */
3999 DECLR3CALLBACKMEMBER(int, pfnR3ShwRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
4000 DECLR3CALLBACKMEMBER(int, pfnR3ShwExit,(PVMCPU pVCpu));
4001 DECLR3CALLBACKMEMBER(int, pfnR3ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
4002 DECLR3CALLBACKMEMBER(int, pfnR3ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags));
4003
4004 DECLRCCALLBACKMEMBER(int, pfnRCShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
4005 DECLRCCALLBACKMEMBER(int, pfnRCShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags));
4006
4007 DECLR0CALLBACKMEMBER(int, pfnR0ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
4008 DECLR0CALLBACKMEMBER(int, pfnR0ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags));
4009
4010 /** @} */
4011
4012 /** @name Function pointers for Guest paging.
4013 * @{
4014 */
4015 DECLR3CALLBACKMEMBER(int, pfnR3GstRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
4016 DECLR3CALLBACKMEMBER(int, pfnR3GstExit,(PVMCPU pVCpu));
4017 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
4018 DECLR3CALLBACKMEMBER(int, pfnR3GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
4019 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
4020 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
4021 DECLRCCALLBACKMEMBER(int, pfnRCGstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
4022 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
4023#if HC_ARCH_BITS == 64
4024 RTRCPTR alignment3; /**< structure size alignment. */
4025#endif
4026
4027 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
4028 DECLR0CALLBACKMEMBER(int, pfnR0GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
4029 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
4030 /** @} */
4031
4032 /** @name Function pointers for Both Shadow and Guest paging.
4033 * @{
4034 */
4035 DECLR3CALLBACKMEMBER(int, pfnR3BthRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
4036 /* no pfnR3BthTrap0eHandler */
4037 DECLR3CALLBACKMEMBER(int, pfnR3BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
4038 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
4039 DECLR3CALLBACKMEMBER(int, pfnR3BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
4040 DECLR3CALLBACKMEMBER(int, pfnR3BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
4041 DECLR3CALLBACKMEMBER(unsigned, pfnR3BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
4042 DECLR3CALLBACKMEMBER(int, pfnR3BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
4043 DECLR3CALLBACKMEMBER(int, pfnR3BthUnmapCR3,(PVMCPU pVCpu));
4044
4045 DECLR0CALLBACKMEMBER(int, pfnR0BthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, bool *pfLockTaken));
4046 DECLR0CALLBACKMEMBER(int, pfnR0BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
4047 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
4048 DECLR0CALLBACKMEMBER(int, pfnR0BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
4049 DECLR0CALLBACKMEMBER(int, pfnR0BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
4050 DECLR0CALLBACKMEMBER(unsigned, pfnR0BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
4051 DECLR0CALLBACKMEMBER(int, pfnR0BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
4052 DECLR0CALLBACKMEMBER(int, pfnR0BthUnmapCR3,(PVMCPU pVCpu));
4053
4054 DECLRCCALLBACKMEMBER(int, pfnRCBthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, bool *pfLockTaken));
4055 DECLRCCALLBACKMEMBER(int, pfnRCBthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
4056 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
4057 DECLRCCALLBACKMEMBER(int, pfnRCBthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
4058 DECLRCCALLBACKMEMBER(int, pfnRCBthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
4059 DECLRCCALLBACKMEMBER(unsigned, pfnRCBthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
4060 DECLRCCALLBACKMEMBER(int, pfnRCBthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
4061 DECLRCCALLBACKMEMBER(int, pfnRCBthUnmapCR3,(PVMCPU pVCpu));
4062#if 0
4063 RTRCPTR alignment2; /**< structure size alignment. */
4064#endif
4065 /** @} */
4066
4067 /** For saving stack space, the disassembler state is allocated here instead of
4068 * on the stack. */
4069 DISCPUSTATE DisState;
4070
4071 /** Counts the number of times the netware WP0+RO+US hack has been applied. */
4072 uint64_t cNetwareWp0Hacks;
4073
4074 /** Count the number of pgm pool access handler calls. */
4075 uint64_t cPoolAccessHandler;
4076
4077 /** @name Release Statistics
4078 * @{ */
4079 /** The number of times the guest has switched mode since last reset or statistics reset. */
4080 STAMCOUNTER cGuestModeChanges;
4081 /** The number of times the guest has switched mode since last reset or statistics reset. */
4082 STAMCOUNTER cA20Changes;
4083 /** @} */
4084
4085#ifdef VBOX_WITH_STATISTICS /** @todo move this chunk to the heap. */
4086 /** @name Statistics
4087 * @{ */
4088 /** RC: Pointer to the statistics. */
4089 RCPTRTYPE(PGMCPUSTATS *) pStatsRC;
4090 /** RC: Which statistic this \#PF should be attributed to. */
4091 RCPTRTYPE(PSTAMPROFILE) pStatTrap0eAttributionRC;
4092 /** R0: Pointer to the statistics. */
4093 R0PTRTYPE(PGMCPUSTATS *) pStatsR0;
4094 /** R0: Which statistic this \#PF should be attributed to. */
4095 R0PTRTYPE(PSTAMPROFILE) pStatTrap0eAttributionR0;
4096 /** R3: Pointer to the statistics. */
4097 R3PTRTYPE(PGMCPUSTATS *) pStatsR3;
4098 /** Alignment padding. */
4099 RTR3PTR pPaddingR3;
4100 /** @} */
4101#endif /* VBOX_WITH_STATISTICS */
4102} PGMCPU;
4103/** Pointer to the per-cpu PGM data. */
4104typedef PGMCPU *PPGMCPU;
4105
4106
4107/** @name PGM::fSyncFlags Flags
4108 * @{
4109 */
4110/** Updates the virtual access handler state bit in PGMPAGE. */
4111#define PGM_SYNC_UPDATE_PAGE_BIT_VIRTUAL RT_BIT(0)
4112/** Always sync CR3. */
4113#define PGM_SYNC_ALWAYS RT_BIT(1)
4114/** Check monitoring on next CR3 (re)load and invalidate page.
4115 * @todo This is obsolete now. Remove after 2.2.0 is branched off. */
4116#define PGM_SYNC_MONITOR_CR3 RT_BIT(2)
4117/** Check guest mapping in SyncCR3. */
4118#define PGM_SYNC_MAP_CR3 RT_BIT(3)
4119/** Clear the page pool (a light weight flush). */
4120#define PGM_SYNC_CLEAR_PGM_POOL_BIT 8
4121#define PGM_SYNC_CLEAR_PGM_POOL RT_BIT(PGM_SYNC_CLEAR_PGM_POOL_BIT)
4122/** @} */
4123
4124
4125RT_C_DECLS_BEGIN
4126
4127#if defined(VBOX_STRICT) && defined(IN_RING3)
4128int pgmLockDebug(PVM pVM, RT_SRC_POS_DECL);
4129# define pgmLock(a_pVM) pgmLockDebug(a_pVM, RT_SRC_POS)
4130#else
4131int pgmLock(PVM pVM);
4132#endif
4133void pgmUnlock(PVM pVM);
4134/**
4135 * Asserts that the caller owns the PDM lock.
4136 * This is the internal variant of PGMIsLockOwner.
4137 * @param a_pVM Pointer to the VM.
4138 */
4139#define PGM_LOCK_ASSERT_OWNER(a_pVM) Assert(PDMCritSectIsOwner(&(a_pVM)->pgm.s.CritSectX))
4140/**
4141 * Asserts that the caller owns the PDM lock.
4142 * This is the internal variant of PGMIsLockOwner.
4143 * @param a_pVM Pointer to the VM.
4144 * @param a_pVCpu The current CPU handle.
4145 */
4146#define PGM_LOCK_ASSERT_OWNER_EX(a_pVM, a_pVCpu) Assert(PDMCritSectIsOwnerEx(&(a_pVM)->pgm.s.CritSectX, pVCpu))
4147
4148#ifndef PGM_WITHOUT_MAPPINGS
4149int pgmR3MappingsFixInternal(PVM pVM, RTGCPTR GCPtrBase, uint32_t cb);
4150int pgmR3SyncPTResolveConflict(PVM pVM, PPGMMAPPING pMapping, PX86PD pPDSrc, RTGCPTR GCPtrOldMapping);
4151int pgmR3SyncPTResolveConflictPAE(PVM pVM, PPGMMAPPING pMapping, RTGCPTR GCPtrOldMapping);
4152int pgmMapResolveConflicts(PVM pVM);
4153#endif /* !PGM_WITHOUT_MAPPINGS */
4154PPGMMAPPING pgmGetMapping(PVM pVM, RTGCPTR GCPtr);
4155DECLCALLBACK(void) pgmR3MapInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
4156
4157int pgmHandlerPhysicalExCreate(PVM pVM, PGMPHYSHANDLERTYPE hType, RTR3PTR pvUserR3, RTR0PTR pvUserR0,
4158 RTRCPTR pvUserRC, R3PTRTYPE(const char *) pszDesc, PPGMPHYSHANDLER *ppPhysHandler);
4159int pgmHandlerPhysicalExDup(PVM pVM, PPGMPHYSHANDLER pPhysHandlerSrc, PPGMPHYSHANDLER *ppPhysHandler);
4160int pgmHandlerPhysicalExRegister(PVM pVM, PPGMPHYSHANDLER pPhysHandler, RTGCPHYS GCPhys, RTGCPHYS GCPhysLast);
4161int pgmHandlerPhysicalExDeregister(PVM pVM, PPGMPHYSHANDLER pPhysHandler);
4162int pgmHandlerPhysicalExDestroy(PVM pVM, PPGMPHYSHANDLER pHandler);
4163void pgmR3HandlerPhysicalUpdateAll(PVM pVM);
4164bool pgmHandlerPhysicalIsAll(PVM pVM, RTGCPHYS GCPhys);
4165void pgmHandlerPhysicalResetAliasedPage(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhysPage, bool fDoAccounting);
4166#ifdef VBOX_WITH_RAW_MODE
4167PPGMVIRTHANDLER pgmHandlerVirtualFindByPhysAddr(PVM pVM, RTGCPHYS GCPhys, unsigned *piPage);
4168DECLCALLBACK(int) pgmHandlerVirtualResetOne(PAVLROGCPTRNODECORE pNode, void *pvUser);
4169# if defined(VBOX_STRICT) || defined(LOG_ENABLED)
4170void pgmHandlerVirtualDumpPhysPages(PVM pVM);
4171# else
4172# define pgmHandlerVirtualDumpPhysPages(a) do { } while (0)
4173# endif
4174#endif /* VBOX_WITH_RAW_MODE */
4175DECLCALLBACK(void) pgmR3InfoHandlers(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
4176int pgmR3InitSavedState(PVM pVM, uint64_t cbRam);
4177
4178int pgmPhysAllocPage(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
4179int pgmPhysAllocLargePage(PVM pVM, RTGCPHYS GCPhys);
4180int pgmPhysRecheckLargePage(PVM pVM, RTGCPHYS GCPhys, PPGMPAGE pLargePage);
4181int pgmPhysPageLoadIntoTlb(PVM pVM, RTGCPHYS GCPhys);
4182int pgmPhysPageLoadIntoTlbWithPage(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
4183void pgmPhysPageMakeWriteMonitoredWritable(PVM pVM, PPGMPAGE pPage);
4184int pgmPhysPageMakeWritable(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
4185int pgmPhysPageMakeWritableAndMap(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
4186int pgmPhysPageMap(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
4187int pgmPhysPageMapReadOnly(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void const **ppv);
4188int pgmPhysPageMapByPageID(PVM pVM, uint32_t idPage, RTHCPHYS HCPhys, void **ppv);
4189int pgmPhysGCPhys2R3Ptr(PVM pVM, RTGCPHYS GCPhys, PRTR3PTR pR3Ptr);
4190int pgmPhysCr3ToHCPtr(PVM pVM, RTGCPHYS GCPhys, PRTR3PTR pR3Ptr);
4191int pgmPhysGCPhys2CCPtrInternalDepr(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
4192int pgmPhysGCPhys2CCPtrInternal(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv, PPGMPAGEMAPLOCK pLock);
4193int pgmPhysGCPhys2CCPtrInternalReadOnly(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, const void **ppv, PPGMPAGEMAPLOCK pLock);
4194void pgmPhysReleaseInternalPageMappingLock(PVM pVM, PPGMPAGEMAPLOCK pLock);
4195PGM_ALL_CB2_PROTO(FNPGMPHYSHANDLER) pgmPhysRomWriteHandler;
4196#ifndef IN_RING3
4197DECLEXPORT(FNPGMPHYSHANDLER) pgmPhysHandlerRedirectToHC;
4198DECLEXPORT(FNPGMRZPHYSPFHANDLER) pgmPhysPfHandlerRedirectToHC;
4199DECLEXPORT(FNPGMRZPHYSPFHANDLER) pgmPhysRomWritePfHandler;
4200#endif
4201int pgmPhysFreePage(PVM pVM, PGMMFREEPAGESREQ pReq, uint32_t *pcPendingPages, PPGMPAGE pPage, RTGCPHYS GCPhys);
4202void pgmPhysInvalidRamRangeTlbs(PVM pVM);
4203void pgmPhysInvalidatePageMapTLB(PVM pVM);
4204void pgmPhysInvalidatePageMapTLBEntry(PVM pVM, RTGCPHYS GCPhys);
4205PPGMRAMRANGE pgmPhysGetRangeSlow(PVM pVM, RTGCPHYS GCPhys);
4206PPGMRAMRANGE pgmPhysGetRangeAtOrAboveSlow(PVM pVM, RTGCPHYS GCPhys);
4207PPGMPAGE pgmPhysGetPageSlow(PVM pVM, RTGCPHYS GCPhys);
4208int pgmPhysGetPageExSlow(PVM pVM, RTGCPHYS GCPhys, PPPGMPAGE ppPage);
4209int pgmPhysGetPageAndRangeExSlow(PVM pVM, RTGCPHYS GCPhys, PPPGMPAGE ppPage, PPGMRAMRANGE *ppRam);
4210
4211#ifdef IN_RING3
4212void pgmR3PhysRelinkRamRanges(PVM pVM);
4213int pgmR3PhysRamPreAllocate(PVM pVM);
4214int pgmR3PhysRamReset(PVM pVM);
4215int pgmR3PhysRomReset(PVM pVM);
4216int pgmR3PhysRamZeroAll(PVM pVM);
4217int pgmR3PhysChunkMap(PVM pVM, uint32_t idChunk, PPPGMCHUNKR3MAP ppChunk);
4218int pgmR3PhysRamTerm(PVM pVM);
4219void pgmR3PhysRomTerm(PVM pVM);
4220void pgmR3PhysAssertSharedPageChecksums(PVM pVM);
4221
4222int pgmR3PoolInit(PVM pVM);
4223void pgmR3PoolRelocate(PVM pVM);
4224void pgmR3PoolResetUnpluggedCpu(PVM pVM, PVMCPU pVCpu);
4225void pgmR3PoolReset(PVM pVM);
4226void pgmR3PoolClearAll(PVM pVM, bool fFlushRemTlb);
4227DECLCALLBACK(VBOXSTRICTRC) pgmR3PoolClearAllRendezvous(PVM pVM, PVMCPU pVCpu, void *fpvFlushRemTbl);
4228void pgmR3PoolWriteProtectPages(PVM pVM);
4229
4230#endif /* IN_RING3 */
4231#if defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0) || defined(IN_RC)
4232int pgmRZDynMapHCPageCommon(PPGMMAPSET pSet, RTHCPHYS HCPhys, void **ppv RTLOG_COMMA_SRC_POS_DECL);
4233int pgmRZDynMapGCPageCommon(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, void **ppv RTLOG_COMMA_SRC_POS_DECL);
4234# ifdef LOG_ENABLED
4235void pgmRZDynMapUnusedHint(PVMCPU pVCpu, void *pvHint, RT_SRC_POS_DECL);
4236# else
4237void pgmRZDynMapUnusedHint(PVMCPU pVCpu, void *pvHint);
4238# endif
4239#endif
4240int pgmPoolAlloc(PVM pVM, RTGCPHYS GCPhys, PGMPOOLKIND enmKind, PGMPOOLACCESS enmAccess, bool fA20Enabled,
4241 uint16_t iUser, uint32_t iUserTable, bool fLockPage, PPPGMPOOLPAGE ppPage);
4242void pgmPoolFree(PVM pVM, RTHCPHYS HCPhys, uint16_t iUser, uint32_t iUserTable);
4243void pgmPoolFreeByPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage, uint16_t iUser, uint32_t iUserTable);
4244int pgmPoolFlushPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage, bool fFlush = true /* DO NOT USE false UNLESS YOU KNOWN WHAT YOU'RE DOING!! */);
4245void pgmPoolFlushPageByGCPhys(PVM pVM, RTGCPHYS GCPhys);
4246PPGMPOOLPAGE pgmPoolGetPage(PPGMPOOL pPool, RTHCPHYS HCPhys);
4247PPGMPOOLPAGE pgmPoolQueryPageForDbg(PPGMPOOL pPool, RTHCPHYS HCPhys);
4248int pgmPoolSyncCR3(PVMCPU pVCpu);
4249bool pgmPoolIsDirtyPage(PVM pVM, RTGCPHYS GCPhys);
4250void pgmPoolInvalidateDirtyPage(PVM pVM, RTGCPHYS GCPhysPT);
4251int pgmPoolTrackUpdateGCPhys(PVM pVM, RTGCPHYS GCPhysPage, PPGMPAGE pPhysPage, bool fFlushPTEs, bool *pfFlushTLBs);
4252void pgmPoolTracDerefGCPhysHint(PPGMPOOL pPool, PPGMPOOLPAGE pPage, RTHCPHYS HCPhys, RTGCPHYS GCPhysHint, uint16_t iPte);
4253uint16_t pgmPoolTrackPhysExtAddref(PVM pVM, PPGMPAGE pPhysPage, uint16_t u16, uint16_t iShwPT, uint16_t iPte);
4254void pgmPoolTrackPhysExtDerefGCPhys(PPGMPOOL pPool, PPGMPOOLPAGE pPoolPage, PPGMPAGE pPhysPage, uint16_t iPte);
4255int pgmPoolMonitorChainFlush(PPGMPOOL pPool, PPGMPOOLPAGE pPage);
4256void pgmPoolMonitorModifiedInsert(PPGMPOOL pPool, PPGMPOOLPAGE pPage);
4257PGM_ALL_CB2_PROTO(FNPGMPHYSHANDLER) pgmPoolAccessHandler;
4258#ifndef IN_RING3
4259DECLEXPORT(FNPGMRZPHYSPFHANDLER) pgmPoolAccessPfHandler;
4260#endif
4261
4262void pgmPoolAddDirtyPage(PVM pVM, PPGMPOOL pPool, PPGMPOOLPAGE pPage);
4263void pgmPoolResetDirtyPages(PVM pVM);
4264void pgmPoolResetDirtyPage(PVM pVM, RTGCPTR GCPtrPage);
4265
4266int pgmR3ExitShadowModeBeforePoolFlush(PVMCPU pVCpu);
4267int pgmR3ReEnterShadowModeAfterPoolFlush(PVM pVM, PVMCPU pVCpu);
4268void pgmR3RefreshShadowModeAfterA20Change(PVMCPU pVCpu);
4269
4270void pgmMapSetShadowPDEs(PVM pVM, PPGMMAPPING pMap, unsigned iNewPDE);
4271void pgmMapClearShadowPDEs(PVM pVM, PPGMPOOLPAGE pShwPageCR3, PPGMMAPPING pMap, unsigned iOldPDE, bool fDeactivateCR3);
4272int pgmMapActivateCR3(PVM pVM, PPGMPOOLPAGE pShwPageCR3);
4273int pgmMapDeactivateCR3(PVM pVM, PPGMPOOLPAGE pShwPageCR3);
4274
4275int pgmShwMakePageSupervisorAndWritable(PVMCPU pVCpu, RTGCPTR GCPtr, bool fBigPage, uint32_t fOpFlags);
4276int pgmShwSyncPaePDPtr(PVMCPU pVCpu, RTGCPTR GCPtr, X86PGPAEUINT uGstPdpe, PX86PDPAE *ppPD);
4277int pgmShwSyncNestedPageLocked(PVMCPU pVCpu, RTGCPHYS GCPhysFault, uint32_t cPages, PGMMODE enmShwPagingMode);
4278
4279int pgmGstLazyMap32BitPD(PVMCPU pVCpu, PX86PD *ppPd);
4280int pgmGstLazyMapPaePDPT(PVMCPU pVCpu, PX86PDPT *ppPdpt);
4281int pgmGstLazyMapPaePD(PVMCPU pVCpu, uint32_t iPdpt, PX86PDPAE *ppPd);
4282int pgmGstLazyMapPml4(PVMCPU pVCpu, PX86PML4 *ppPml4);
4283int pgmGstPtWalk(PVMCPU pVCpu, RTGCPTR GCPtr, PPGMPTWALKGST pWalk);
4284
4285# if defined(VBOX_STRICT) && HC_ARCH_BITS == 64 && defined(IN_RING3)
4286FNDBGCCMD pgmR3CmdCheckDuplicatePages;
4287FNDBGCCMD pgmR3CmdShowSharedModules;
4288# endif
4289
4290RT_C_DECLS_END
4291
4292/** @} */
4293
4294#endif
4295
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette