IEMInternal.h@ 47740

Last change on this file since 47740 was 47740, checked in by vboxsync, 11 years ago
IEM: Implemented RF. Working on verfication against VT-x.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 63.4 KB

Line
1	/* $Id: IEMInternal.h 47740 2013-08-14 19:55:03Z vboxsync $ */
2	/** @file
3	* IEM - Internal header file.
4	*/
5
6	/*
7	* Copyright (C) 2011-2012 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18	#ifndef ___IEMInternal_h
19	#define ___IEMInternal_h
20
21	#include <VBox/vmm/cpum.h>
22	#include <VBox/vmm/iem.h>
23	#include <VBox/vmm/stam.h>
24	#include <VBox/param.h>
25
26
27	RT_C_DECLS_BEGIN
28
29
30	/** @defgroup grp_iem_int Internals
31	* @ingroup grp_iem
32	* @internal
33	* @{
34	*/
35
36	/** @def IEM_VERIFICATION_MODE_FULL
37	* Shorthand for:
38	* defined(IEM_VERIFICATION_MODE) && !defined(IEM_VERIFICATION_MODE_MINIMAL)
39	*/
40	#if defined(IEM_VERIFICATION_MODE) && !defined(IEM_VERIFICATION_MODE_MINIMAL) && !defined(IEM_VERIFICATION_MODE_FULL)
41	# define IEM_VERIFICATION_MODE_FULL
42	#endif
43
44
45	/** Finish and move to types.h */
46	typedef union
47	{
48	uint32_t u32;
49	} RTFLOAT32U;
50	typedef RTFLOAT32U *PRTFLOAT32U;
51	typedef RTFLOAT32U const *PCRTFLOAT32U;
52
53
54	/**
55	* Extended operand mode that includes a representation of 8-bit.
56	*
57	* This is used for packing down modes when invoking some C instruction
58	* implementations.
59	*/
60	typedef enum IEMMODEX
61	{
62	IEMMODEX_16BIT = IEMMODE_16BIT,
63	IEMMODEX_32BIT = IEMMODE_32BIT,
64	IEMMODEX_64BIT = IEMMODE_64BIT,
65	IEMMODEX_8BIT
66	} IEMMODEX;
67	AssertCompileSize(IEMMODEX, 4);
68
69
70	/**
71	* Branch types.
72	*/
73	typedef enum IEMBRANCH
74	{
75	IEMBRANCH_JUMP = 1,
76	IEMBRANCH_CALL,
77	IEMBRANCH_TRAP,
78	IEMBRANCH_SOFTWARE_INT,
79	IEMBRANCH_HARDWARE_INT
80	} IEMBRANCH;
81	AssertCompileSize(IEMBRANCH, 4);
82
83
84	/**
85	* A FPU result.
86	*/
87	typedef struct IEMFPURESULT
88	{
89	/** The output value. */
90	RTFLOAT80U r80Result;
91	/** The output status. */
92	uint16_t FSW;
93	} IEMFPURESULT;
94	AssertCompileMemberOffset(IEMFPURESULT, FSW, 10);
95	/** Pointer to a FPU result. */
96	typedef IEMFPURESULT *PIEMFPURESULT;
97	/** Pointer to a const FPU result. */
98	typedef IEMFPURESULT const *PCIEMFPURESULT;
99
100
101	/**
102	* A FPU result consisting of two output values and FSW.
103	*/
104	typedef struct IEMFPURESULTTWO
105	{
106	/** The first output value. */
107	RTFLOAT80U r80Result1;
108	/** The output status. */
109	uint16_t FSW;
110	/** The second output value. */
111	RTFLOAT80U r80Result2;
112	} IEMFPURESULTTWO;
113	AssertCompileMemberOffset(IEMFPURESULTTWO, FSW, 10);
114	AssertCompileMemberOffset(IEMFPURESULTTWO, r80Result2, 12);
115	/** Pointer to a FPU result consisting of two output values and FSW. */
116	typedef IEMFPURESULTTWO *PIEMFPURESULTTWO;
117	/** Pointer to a const FPU result consisting of two output values and FSW. */
118	typedef IEMFPURESULTTWO const *PCIEMFPURESULTTWO;
119
120
121	#ifdef IEM_VERIFICATION_MODE_FULL
122
123	/**
124	* Verification event type.
125	*/
126	typedef enum IEMVERIFYEVENT
127	{
128	IEMVERIFYEVENT_INVALID = 0,
129	IEMVERIFYEVENT_IOPORT_READ,
130	IEMVERIFYEVENT_IOPORT_WRITE,
131	IEMVERIFYEVENT_RAM_WRITE,
132	IEMVERIFYEVENT_RAM_READ
133	} IEMVERIFYEVENT;
134
135	/** Checks if the event type is a RAM read or write. */
136	# define IEMVERIFYEVENT_IS_RAM(a_enmType) ((a_enmType) == IEMVERIFYEVENT_RAM_WRITE \|\| (a_enmType) == IEMVERIFYEVENT_RAM_READ)
137
138	/**
139	* Verification event record.
140	*/
141	typedef struct IEMVERIFYEVTREC
142	{
143	/** Pointer to the next record in the list. */
144	struct IEMVERIFYEVTREC *pNext;
145	/** The event type. */
146	IEMVERIFYEVENT enmEvent;
147	/** The event data. */
148	union
149	{
150	/** IEMVERIFYEVENT_IOPORT_READ */
151	struct
152	{
153	RTIOPORT Port;
154	uint32_t cbValue;
155	} IOPortRead;
156
157	/** IEMVERIFYEVENT_IOPORT_WRITE */
158	struct
159	{
160	RTIOPORT Port;
161	uint32_t cbValue;
162	uint32_t u32Value;
163	} IOPortWrite;
164
165	/** IEMVERIFYEVENT_RAM_READ */
166	struct
167	{
168	RTGCPHYS GCPhys;
169	uint32_t cb;
170	} RamRead;
171
172	/** IEMVERIFYEVENT_RAM_WRITE */
173	struct
174	{
175	RTGCPHYS GCPhys;
176	uint32_t cb;
177	uint8_t ab[512];
178	} RamWrite;
179	} u;
180	} IEMVERIFYEVTREC;
181	/** Pointer to an IEM event verification records. */
182	typedef IEMVERIFYEVTREC *PIEMVERIFYEVTREC;
183
184	#endif /* IEM_VERIFICATION_MODE_FULL */
185
186
187	/**
188	* The per-CPU IEM state.
189	*/
190	typedef struct IEMCPU
191	{
192	/** Pointer to the CPU context - ring-3 contex. */
193	R3PTRTYPE(PCPUMCTX) pCtxR3;
194	/** Pointer to the CPU context - ring-0 contex. */
195	R0PTRTYPE(PCPUMCTX) pCtxR0;
196	/** Pointer to the CPU context - raw-mode contex. */
197	RCPTRTYPE(PCPUMCTX) pCtxRC;
198
199	/** Offset of the VMCPU structure relative to this structure (negative). */
200	int32_t offVMCpu;
201	/** Offset of the VM structure relative to this structure (negative). */
202	int32_t offVM;
203
204	/** Whether to bypass access handlers or not. */
205	bool fBypassHandlers;
206	/** Indicates that we're interpreting patch code - RC only! */
207	bool fInPatchCode;
208	/** Explicit alignment padding. */
209	bool afAlignment0[2];
210
211	/** The flags of the current exception / interrupt. */
212	uint32_t fCurXcpt;
213	/** The current exception / interrupt. */
214	uint8_t uCurXcpt;
215	/** Exception / interrupt recursion depth. */
216	int8_t cXcptRecursions;
217	/** Explicit alignment padding. */
218	bool afAlignment1[1];
219	/** The CPL. */
220	uint8_t uCpl;
221	/** The current CPU execution mode (CS). */
222	IEMMODE enmCpuMode;
223	/** Info status code that needs to be propagated to the IEM caller.
224	* This cannot be passed internally, as it would complicate all success
225	* checks within the interpreter making the code larger and almost impossible
226	* to get right. Instead, we'll store status codes to pass on here. Each
227	* source of these codes will perform appropriate sanity checks. */
228	int32_t rcPassUp;
229
230	/** @name Statistics
231	* @{ */
232	/** The number of instructions we've executed. */
233	uint32_t cInstructions;
234	/** The number of potential exits. */
235	uint32_t cPotentialExits;
236	/** The number of bytes data or stack written (mostly for IEMExecOneEx).
237	* This may contain uncommitted writes. */
238	uint32_t cbWritten;
239	/** Counts the VERR_IEM_INSTR_NOT_IMPLEMENTED returns. */
240	uint32_t cRetInstrNotImplemented;
241	/** Counts the VERR_IEM_ASPECT_NOT_IMPLEMENTED returns. */
242	uint32_t cRetAspectNotImplemented;
243	/** Counts informational statuses returned (other than VINF_SUCCESS). */
244	uint32_t cRetInfStatuses;
245	/** Counts other error statuses returned. */
246	uint32_t cRetErrStatuses;
247	/** Number of times rcPassUp has been used. */
248	uint32_t cRetPassUpStatus;
249	#ifdef IEM_VERIFICATION_MODE_FULL
250	/** The Number of I/O port reads that has been performed. */
251	uint32_t cIOReads;
252	/** The Number of I/O port writes that has been performed. */
253	uint32_t cIOWrites;
254	/** Set if no comparison to REM is currently performed.
255	* This is used to skip past really slow bits. */
256	bool fNoRem;
257	/** Indicates that RAX and RDX differences should be ignored since RDTSC
258	* and RDTSCP are timing sensitive. */
259	bool fIgnoreRaxRdx;
260	/** Indicates that a MOVS instruction with overlapping source and destination
261	* was executed, causing the memory write records to be incorrrect. */
262	bool fOverlappingMovs;
263	/** Set if there are problematic memory accesses (MMIO, write monitored, ++). */
264	bool fProblematicMemory;
265	/** This is used to communicate a CPL changed caused by IEMInjectTrap that
266	* CPUM doesn't yet reflect. */
267	uint8_t uInjectCpl;
268	bool afAlignment2[3];
269	/** Mask of undefined eflags.
270	* The verifier will any difference in these flags. */
271	uint32_t fUndefinedEFlags;
272	/** The CS of the instruction being interpreted. */
273	RTSEL uOldCs;
274	/** The RIP of the instruction being interpreted. */
275	uint64_t uOldRip;
276	/** The physical address corresponding to abOpcodes[0]. */
277	RTGCPHYS GCPhysOpcodes;
278	#endif
279	/** @} */
280
281	/** @name Decoder state.
282	* @{ */
283
284	/** The default addressing mode . */
285	IEMMODE enmDefAddrMode;
286	/** The effective addressing mode . */
287	IEMMODE enmEffAddrMode;
288	/** The default operand mode . */
289	IEMMODE enmDefOpSize;
290	/** The effective operand mode . */
291	IEMMODE enmEffOpSize;
292
293	/** The prefix mask (IEM_OP_PRF_XXX). */
294	uint32_t fPrefixes;
295	/** The extra REX ModR/M register field bit (REX.R << 3). */
296	uint8_t uRexReg;
297	/** The extra REX ModR/M r/m field, SIB base and opcode reg bit
298	* (REX.B << 3). */
299	uint8_t uRexB;
300	/** The extra REX SIB index field bit (REX.X << 3). */
301	uint8_t uRexIndex;
302	/** The effective segment register (X86_SREG_XXX). */
303	uint8_t iEffSeg;
304
305	/** The current offset into abOpcodes. */
306	uint8_t offOpcode;
307	/** The size of what has currently been fetched into abOpcodes. */
308	uint8_t cbOpcode;
309	/** The opcode bytes. */
310	uint8_t abOpcode[15];
311	/** Offset into abOpcodes where the FPU instruction starts.
312	* Only set by the FPU escape opcodes (0xd8-0xdf) and used later on when the
313	* instruction result is committed. */
314	uint8_t offFpuOpcode;
315
316	/** @}*/
317
318	/** Alignment padding for aMemMappings. */
319	uint8_t abAlignment2[4];
320
321	/** The number of active guest memory mappings. */
322	uint8_t cActiveMappings;
323	/** The next unused mapping index. */
324	uint8_t iNextMapping;
325	/** Records for tracking guest memory mappings. */
326	struct
327	{
328	/** The address of the mapped bytes. */
329	void *pv;
330	#if defined(IN_RC) && HC_ARCH_BITS == 64
331	uint32_t u32Alignment3; /*< Alignment padding. /
332	#endif
333	/** The access flags (IEM_ACCESS_XXX).
334	* IEM_ACCESS_INVALID if the entry is unused. */
335	uint32_t fAccess;
336	#if HC_ARCH_BITS == 64
337	uint32_t u32Alignment4; /*< Alignment padding. /
338	#endif
339	} aMemMappings[3];
340
341	/** Locking records for the mapped memory. */
342	union
343	{
344	PGMPAGEMAPLOCK Lock;
345	uint64_t au64Padding[2];
346	} aMemMappingLocks[3];
347
348	/** Bounce buffer info.
349	* This runs in parallel to aMemMappings. */
350	struct
351	{
352	/** The physical address of the first byte. */
353	RTGCPHYS GCPhysFirst;
354	/** The physical address of the second page. */
355	RTGCPHYS GCPhysSecond;
356	/** The number of bytes in the first page. */
357	uint16_t cbFirst;
358	/** The number of bytes in the second page. */
359	uint16_t cbSecond;
360	/** Whether it's unassigned memory. */
361	bool fUnassigned;
362	/** Explicit alignment padding. */
363	bool afAlignment5[3];
364	} aMemBbMappings[3];
365
366	/** Bounce buffer storage.
367	* This runs in parallel to aMemMappings and aMemBbMappings. */
368	struct
369	{
370	uint8_t ab[512];
371	} aBounceBuffers[3];
372
373	/** @name Target CPU information.
374	* @{ */
375	/** EDX value of CPUID(1).
376	* @remarks Some bits are subject to change and must be queried dynamically. */
377	uint32_t fCpuIdStdFeaturesEdx;
378	/** ECX value of CPUID(1).
379	* @remarks Some bits are subject to change and must be queried dynamically. */
380	uint32_t fCpuIdStdFeaturesEcx;
381	/** The CPU vendor. */
382	CPUMCPUVENDOR enmCpuVendor;
383	/** @} */
384
385	/** @name Host CPU information.
386	* @{ */
387	/** EDX value of CPUID(1). */
388	uint32_t fHostCpuIdStdFeaturesEdx;
389	/** ECX value of CPUID(1). */
390	uint32_t fHostCpuIdStdFeaturesEcx;
391	/** The CPU vendor. */
392	CPUMCPUVENDOR enmHostCpuVendor;
393	/** @} */
394
395	#ifdef IEM_VERIFICATION_MODE_FULL
396	/** The event verification records for what IEM did (LIFO). */
397	R3PTRTYPE(PIEMVERIFYEVTREC) pIemEvtRecHead;
398	/** Insertion point for pIemEvtRecHead. */
399	R3PTRTYPE(PIEMVERIFYEVTREC *) ppIemEvtRecNext;
400	/** The event verification records for what the other party did (FIFO). */
401	R3PTRTYPE(PIEMVERIFYEVTREC) pOtherEvtRecHead;
402	/** Insertion point for pOtherEvtRecHead. */
403	R3PTRTYPE(PIEMVERIFYEVTREC *) ppOtherEvtRecNext;
404	/** List of free event records. */
405	R3PTRTYPE(PIEMVERIFYEVTREC) pFreeEvtRec;
406	#endif
407	} IEMCPU;
408	/** Pointer to the per-CPU IEM state. */
409	typedef IEMCPU *PIEMCPU;
410	/** Pointer to the const per-CPU IEM state. */
411	typedef IEMCPU const *PCIEMCPU;
412
413	/** Converts a IEMCPU pointer to a VMCPU pointer.
414	* @returns VMCPU pointer.
415	* @param a_pIemCpu The IEM per CPU instance data.
416	*/
417	#define IEMCPU_TO_VMCPU(a_pIemCpu) ((PVMCPU)( (uintptr_t)(a_pIemCpu) + a_pIemCpu->offVMCpu ))
418
419	/** Converts a IEMCPU pointer to a VM pointer.
420	* @returns VM pointer.
421	* @param a_pIemCpu The IEM per CPU instance data.
422	*/
423	#define IEMCPU_TO_VM(a_pIemCpu) ((PVM)( (uintptr_t)(a_pIemCpu) + a_pIemCpu->offVM ))
424
425	/** @name IEM_ACCESS_XXX - Access details.
426	* @{ */
427	#define IEM_ACCESS_INVALID UINT32_C(0x000000ff)
428	#define IEM_ACCESS_TYPE_READ UINT32_C(0x00000001)
429	#define IEM_ACCESS_TYPE_WRITE UINT32_C(0x00000002)
430	#define IEM_ACCESS_TYPE_EXEC UINT32_C(0x00000004)
431	#define IEM_ACCESS_TYPE_MASK UINT32_C(0x00000007)
432	#define IEM_ACCESS_WHAT_CODE UINT32_C(0x00000010)
433	#define IEM_ACCESS_WHAT_DATA UINT32_C(0x00000020)
434	#define IEM_ACCESS_WHAT_STACK UINT32_C(0x00000030)
435	#define IEM_ACCESS_WHAT_SYS UINT32_C(0x00000040)
436	#define IEM_ACCESS_WHAT_MASK UINT32_C(0x00000070)
437	/** The writes are partial, so if initialize the bounce buffer with the
438	* orignal RAM content. */
439	#define IEM_ACCESS_PARTIAL_WRITE UINT32_C(0x00000100)
440	/** Used in aMemMappings to indicate that the entry is bounce buffered. */
441	#define IEM_ACCESS_BOUNCE_BUFFERED UINT32_C(0x00000200)
442	/** Read+write data alias. */
443	#define IEM_ACCESS_DATA_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_DATA)
444	/** Write data alias. */
445	#define IEM_ACCESS_DATA_W (IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_DATA)
446	/** Read data alias. */
447	#define IEM_ACCESS_DATA_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_DATA)
448	/** Instruction fetch alias. */
449	#define IEM_ACCESS_INSTRUCTION (IEM_ACCESS_TYPE_EXEC \| IEM_ACCESS_WHAT_CODE)
450	/** Stack write alias. */
451	#define IEM_ACCESS_STACK_W (IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_STACK)
452	/** Stack read alias. */
453	#define IEM_ACCESS_STACK_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_STACK)
454	/** Stack read+write alias. */
455	#define IEM_ACCESS_STACK_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_STACK)
456	/** Read system table alias. */
457	#define IEM_ACCESS_SYS_R (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_WHAT_SYS)
458	/** Read+write system table alias. */
459	#define IEM_ACCESS_SYS_RW (IEM_ACCESS_TYPE_READ \| IEM_ACCESS_TYPE_WRITE \| IEM_ACCESS_WHAT_SYS)
460	/** @} */
461
462	/** @name Prefix constants (IEMCPU::fPrefixes)
463	* @{ */
464	#define IEM_OP_PRF_SEG_CS RT_BIT_32(0) /*< CS segment prefix (0x2e). /
465	#define IEM_OP_PRF_SEG_SS RT_BIT_32(1) /*< SS segment prefix (0x36). /
466	#define IEM_OP_PRF_SEG_DS RT_BIT_32(2) /*< DS segment prefix (0x3e). /
467	#define IEM_OP_PRF_SEG_ES RT_BIT_32(3) /*< ES segment prefix (0x26). /
468	#define IEM_OP_PRF_SEG_FS RT_BIT_32(4) /*< FS segment prefix (0x64). /
469	#define IEM_OP_PRF_SEG_GS RT_BIT_32(5) /*< GS segment prefix (0x65). /
470	#define IEM_OP_PRF_SEG_MASK UINT32_C(0x3f)
471
472	#define IEM_OP_PRF_SIZE_OP RT_BIT_32(8) /*< Operand size prefix (0x66). /
473	#define IEM_OP_PRF_SIZE_REX_W RT_BIT_32(9) /*< REX.W prefix (0x48-0x4f). /
474	#define IEM_OP_PRF_SIZE_ADDR RT_BIT_32(10) /*< Address size prefix (0x67). /
475
476	#define IEM_OP_PRF_LOCK RT_BIT_32(16) /*< Lock prefix (0xf0). /
477	#define IEM_OP_PRF_REPNZ RT_BIT_32(17) /*< Repeat-not-zero prefix (0xf2). /
478	#define IEM_OP_PRF_REPZ RT_BIT_32(18) /*< Repeat-if-zero prefix (0xf3). /
479
480	#define IEM_OP_PRF_REX RT_BIT_32(24) /*< Any REX prefix (0x40-0x4f). /
481	#define IEM_OP_PRF_REX_R RT_BIT_32(25) /*< REX.R prefix (0x44,0x45,0x46,0x47,0x4c,0x4d,0x4e,0x4f). /
482	#define IEM_OP_PRF_REX_B RT_BIT_32(26) /*< REX.B prefix (0x41,0x43,0x45,0x47,0x49,0x4b,0x4d,0x4f). /
483	#define IEM_OP_PRF_REX_X RT_BIT_32(27) /*< REX.X prefix (0x42,0x43,0x46,0x47,0x4a,0x4b,0x4e,0x4f). /
484	/** Mask with all the REX prefix flags.
485	* This is generally for use when needing to undo the REX prefixes when they
486	* are followed legacy prefixes and therefore does not immediately preceed
487	* the first opcode byte.
488	* For testing whether any REX prefix is present, use IEM_OP_PRF_REX instead. */
489	#define IEM_OP_PRF_REX_MASK (IEM_OP_PRF_REX \| IEM_OP_PRF_REX_R \| IEM_OP_PRF_REX_B \| IEM_OP_PRF_REX_X \| IEM_OP_PRF_SIZE_REX_W )
490	/** @} */
491
492	/** @name Opcode forms
493	* @{ */
494	/** ModR/M: reg, r/m */
495	#define IEMOPFORM_RM 0
496	/** ModR/M: reg, r/m (register) */
497	#define IEMOPFORM_RM_REG (IEMOPFORM_RM \| IEMOPFORM_MOD3)
498	/** ModR/M: reg, r/m (memory) */
499	#define IEMOPFORM_RM_MEM (IEMOPFORM_RM \| IEMOPFORM_NOT_MOD3)
500	/** ModR/M: r/m, reg */
501	#define IEMOPFORM_MR 1
502	/** ModR/M: r/m (register), reg */
503	#define IEMOPFORM_MR_REG (IEMOPFORM_MR \| IEMOPFORM_MOD3)
504	/** ModR/M: r/m (memory), reg */
505	#define IEMOPFORM_MR_MEM (IEMOPFORM_MR \| IEMOPFORM_NOT_MOD3)
506	/** ModR/M: r/m only */
507	#define IEMOPFORM_M 2
508	/** ModR/M: r/m only (register). */
509	#define IEMOPFORM_M_REG (IEMOPFORM_M \| IEMOPFORM_MOD3)
510	/** ModR/M: r/m only (memory). */
511	#define IEMOPFORM_M_MEM (IEMOPFORM_M \| IEMOPFORM_NOT_MOD3)
512	/** ModR/M: reg only */
513	#define IEMOPFORM_R 3
514
515	/** The r/m is a register. */
516	#define IEMOPFORM_MOD3 RT_BIT_32(8)
517	/** The r/m is a memory access. */
518	#define IEMOPFORM_NOT_MOD3 RT_BIT_32(9)
519	/** @} */
520
521	/**
522	* Tests if verification mode is enabled.
523	*
524	* This expands to @c false when IEM_VERIFICATION_MODE is not defined and
525	* should therefore cause the compiler to eliminate the verification branch
526	* of an if statement. */
527	#ifdef IEM_VERIFICATION_MODE_FULL
528	# define IEM_VERIFICATION_ENABLED(a_pIemCpu) (!(a_pIemCpu)->fNoRem)
529	#elif defined(IEM_VERIFICATION_MODE_MINIMAL)
530	# define IEM_VERIFICATION_ENABLED(a_pIemCpu) (true)
531	#else
532	# define IEM_VERIFICATION_ENABLED(a_pIemCpu) (false)
533	#endif
534
535	/**
536	* Tests if full verification mode is enabled.
537	*
538	* This expands to @c false when IEM_VERIFICATION_MODE_FULL is not defined and
539	* should therefore cause the compiler to eliminate the verification branch
540	* of an if statement. */
541	#ifdef IEM_VERIFICATION_MODE_FULL
542	# define IEM_FULL_VERIFICATION_ENABLED(a_pIemCpu) (!(a_pIemCpu)->fNoRem)
543	#else
544	# define IEM_FULL_VERIFICATION_ENABLED(a_pIemCpu) (false)
545	#endif
546
547	/**
548	* Tests if full verification mode is enabled again REM.
549	*
550	* This expands to @c false when IEM_VERIFICATION_MODE_FULL is not defined and
551	* should therefore cause the compiler to eliminate the verification branch
552	* of an if statement. */
553	#ifdef IEM_VERIFICATION_MODE_FULL
554	# ifdef IEM_VERIFICATION_MODE_FULL_HM
555	# define IEM_FULL_VERIFICATION_REM_ENABLED(a_pIemCpu) (!(a_pIemCpu)->fNoRem && !HMIsEnabled(IEMCPU_TO_VM(a_pIemCpu)))
556	# else
557	# define IEM_FULL_VERIFICATION_REM_ENABLED(a_pIemCpu) (!(a_pIemCpu)->fNoRem)
558	# endif
559	#else
560	# define IEM_FULL_VERIFICATION_REM_ENABLED(a_pIemCpu) (false)
561	#endif
562
563	/** @def IEM_VERIFICATION_MODE
564	* Indicates that one of the verfication modes are enabled.
565	*/
566	#if (defined(IEM_VERIFICATION_MODE_FULL) \|\| defined(IEM_VERIFICATION_MODE_MINIMAL)) && !defined(IEM_VERIFICATION_MODE)
567	# define IEM_VERIFICATION_MODE
568	#endif
569
570	/**
571	* Indicates to the verifier that the given flag set is undefined.
572	*
573	* Can be invoked again to add more flags.
574	*
575	* This is a NOOP if the verifier isn't compiled in.
576	*/
577	#ifdef IEM_VERIFICATION_MODE_FULL
578	# define IEMOP_VERIFICATION_UNDEFINED_EFLAGS(a_fEfl) do { pIemCpu->fUndefinedEFlags \|= (a_fEfl); } while (0)
579	#else
580	# define IEMOP_VERIFICATION_UNDEFINED_EFLAGS(a_fEfl) do { } while (0)
581	#endif
582
583
584	/** @def IEM_DECL_IMPL_TYPE
585	* For typedef'ing an instruction implementation function.
586	*
587	* @param a_RetType The return type.
588	* @param a_Name The name of the type.
589	* @param a_ArgList The argument list enclosed in parentheses.
590	*/
591
592	/** @def IEM_DECL_IMPL_DEF
593	* For defining an instruction implementation function.
594	*
595	* @param a_RetType The return type.
596	* @param a_Name The name of the type.
597	* @param a_ArgList The argument list enclosed in parentheses.
598	*/
599
600	#if defined(__GNUC__) && defined(RT_ARCH_X86)
601	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
602	__attribute__((__fastcall__)) a_RetType (a_Name) a_ArgList
603	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
604	__attribute__((__fastcall__, __nothrow__)) a_RetType a_Name a_ArgList
605
606	#elif defined(_MSC_VER) && defined(RT_ARCH_X86)
607	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
608	a_RetType (__fastcall a_Name) a_ArgList
609	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
610	a_RetType __fastcall a_Name a_ArgList
611
612	#else
613	# define IEM_DECL_IMPL_TYPE(a_RetType, a_Name, a_ArgList) \
614	a_RetType (VBOXCALL a_Name) a_ArgList
615	# define IEM_DECL_IMPL_DEF(a_RetType, a_Name, a_ArgList) \
616	a_RetType VBOXCALL a_Name a_ArgList
617
618	#endif
619
620	/** @name Arithmetic assignment operations on bytes (binary).
621	* @{ */
622	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU8, (uint8_t pu8Dst, uint8_t u8Src, uint32_t pEFlags));
623	typedef FNIEMAIMPLBINU8 *PFNIEMAIMPLBINU8;
624	FNIEMAIMPLBINU8 iemAImpl_add_u8, iemAImpl_add_u8_locked;
625	FNIEMAIMPLBINU8 iemAImpl_adc_u8, iemAImpl_adc_u8_locked;
626	FNIEMAIMPLBINU8 iemAImpl_sub_u8, iemAImpl_sub_u8_locked;
627	FNIEMAIMPLBINU8 iemAImpl_sbb_u8, iemAImpl_sbb_u8_locked;
628	FNIEMAIMPLBINU8 iemAImpl_or_u8, iemAImpl_or_u8_locked;
629	FNIEMAIMPLBINU8 iemAImpl_xor_u8, iemAImpl_xor_u8_locked;
630	FNIEMAIMPLBINU8 iemAImpl_and_u8, iemAImpl_and_u8_locked;
631	/** @} */
632
633	/** @name Arithmetic assignment operations on words (binary).
634	* @{ */
635	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU16, (uint16_t pu16Dst, uint16_t u16Src, uint32_t pEFlags));
636	typedef FNIEMAIMPLBINU16 *PFNIEMAIMPLBINU16;
637	FNIEMAIMPLBINU16 iemAImpl_add_u16, iemAImpl_add_u16_locked;
638	FNIEMAIMPLBINU16 iemAImpl_adc_u16, iemAImpl_adc_u16_locked;
639	FNIEMAIMPLBINU16 iemAImpl_sub_u16, iemAImpl_sub_u16_locked;
640	FNIEMAIMPLBINU16 iemAImpl_sbb_u16, iemAImpl_sbb_u16_locked;
641	FNIEMAIMPLBINU16 iemAImpl_or_u16, iemAImpl_or_u16_locked;
642	FNIEMAIMPLBINU16 iemAImpl_xor_u16, iemAImpl_xor_u16_locked;
643	FNIEMAIMPLBINU16 iemAImpl_and_u16, iemAImpl_and_u16_locked;
644	/** @} */
645
646	/** @name Arithmetic assignment operations on double words (binary).
647	* @{ */
648	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU32, (uint32_t pu32Dst, uint32_t u32Src, uint32_t pEFlags));
649	typedef FNIEMAIMPLBINU32 *PFNIEMAIMPLBINU32;
650	FNIEMAIMPLBINU32 iemAImpl_add_u32, iemAImpl_add_u32_locked;
651	FNIEMAIMPLBINU32 iemAImpl_adc_u32, iemAImpl_adc_u32_locked;
652	FNIEMAIMPLBINU32 iemAImpl_sub_u32, iemAImpl_sub_u32_locked;
653	FNIEMAIMPLBINU32 iemAImpl_sbb_u32, iemAImpl_sbb_u32_locked;
654	FNIEMAIMPLBINU32 iemAImpl_or_u32, iemAImpl_or_u32_locked;
655	FNIEMAIMPLBINU32 iemAImpl_xor_u32, iemAImpl_xor_u32_locked;
656	FNIEMAIMPLBINU32 iemAImpl_and_u32, iemAImpl_and_u32_locked;
657	/** @} */
658
659	/** @name Arithmetic assignment operations on quad words (binary).
660	* @{ */
661	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLBINU64, (uint64_t pu64Dst, uint64_t u64Src, uint32_t pEFlags));
662	typedef FNIEMAIMPLBINU64 *PFNIEMAIMPLBINU64;
663	FNIEMAIMPLBINU64 iemAImpl_add_u64, iemAImpl_add_u64_locked;
664	FNIEMAIMPLBINU64 iemAImpl_adc_u64, iemAImpl_adc_u64_locked;
665	FNIEMAIMPLBINU64 iemAImpl_sub_u64, iemAImpl_sub_u64_locked;
666	FNIEMAIMPLBINU64 iemAImpl_sbb_u64, iemAImpl_sbb_u64_locked;
667	FNIEMAIMPLBINU64 iemAImpl_or_u64, iemAImpl_or_u64_locked;
668	FNIEMAIMPLBINU64 iemAImpl_xor_u64, iemAImpl_xor_u64_locked;
669	FNIEMAIMPLBINU64 iemAImpl_and_u64, iemAImpl_and_u64_locked;
670	/** @} */
671
672	/** @name Compare operations (thrown in with the binary ops).
673	* @{ */
674	FNIEMAIMPLBINU8 iemAImpl_cmp_u8;
675	FNIEMAIMPLBINU16 iemAImpl_cmp_u16;
676	FNIEMAIMPLBINU32 iemAImpl_cmp_u32;
677	FNIEMAIMPLBINU64 iemAImpl_cmp_u64;
678	/** @} */
679
680	/** @name Test operations (thrown in with the binary ops).
681	* @{ */
682	FNIEMAIMPLBINU8 iemAImpl_test_u8;
683	FNIEMAIMPLBINU16 iemAImpl_test_u16;
684	FNIEMAIMPLBINU32 iemAImpl_test_u32;
685	FNIEMAIMPLBINU64 iemAImpl_test_u64;
686	/** @} */
687
688	/** @name Bit operations operations (thrown in with the binary ops).
689	* @{ */
690	FNIEMAIMPLBINU16 iemAImpl_bt_u16, iemAImpl_bt_u16_locked;
691	FNIEMAIMPLBINU32 iemAImpl_bt_u32, iemAImpl_bt_u32_locked;
692	FNIEMAIMPLBINU64 iemAImpl_bt_u64, iemAImpl_bt_u64_locked;
693	FNIEMAIMPLBINU16 iemAImpl_btc_u16, iemAImpl_btc_u16_locked;
694	FNIEMAIMPLBINU32 iemAImpl_btc_u32, iemAImpl_btc_u32_locked;
695	FNIEMAIMPLBINU64 iemAImpl_btc_u64, iemAImpl_btc_u64_locked;
696	FNIEMAIMPLBINU16 iemAImpl_btr_u16, iemAImpl_btr_u16_locked;
697	FNIEMAIMPLBINU32 iemAImpl_btr_u32, iemAImpl_btr_u32_locked;
698	FNIEMAIMPLBINU64 iemAImpl_btr_u64, iemAImpl_btr_u64_locked;
699	FNIEMAIMPLBINU16 iemAImpl_bts_u16, iemAImpl_bts_u16_locked;
700	FNIEMAIMPLBINU32 iemAImpl_bts_u32, iemAImpl_bts_u32_locked;
701	FNIEMAIMPLBINU64 iemAImpl_bts_u64, iemAImpl_bts_u64_locked;
702	/** @} */
703
704	/** @name Exchange memory with register operations.
705	* @{ */
706	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u8, (uint8_t pu8Mem, uint8_t pu8Reg));
707	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u16,(uint16_t pu16Mem, uint16_t pu16Reg));
708	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u32,(uint32_t pu32Mem, uint32_t pu32Reg));
709	IEM_DECL_IMPL_DEF(void, iemAImpl_xchg_u64,(uint64_t pu64Mem, uint64_t pu64Reg));
710	/** @} */
711
712	/** @name Exchange and add operations.
713	* @{ */
714	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u8, (uint8_t pu8Dst, uint8_t pu8Reg, uint32_t *pEFlags));
715	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u16,(uint16_t pu16Dst, uint16_t pu16Reg, uint32_t *pEFlags));
716	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u32,(uint32_t pu32Dst, uint32_t pu32Reg, uint32_t *pEFlags));
717	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u64,(uint64_t pu64Dst, uint64_t pu64Reg, uint32_t *pEFlags));
718	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u8_locked, (uint8_t pu8Dst, uint8_t pu8Reg, uint32_t *pEFlags));
719	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u16_locked,(uint16_t pu16Dst, uint16_t pu16Reg, uint32_t *pEFlags));
720	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u32_locked,(uint32_t pu32Dst, uint32_t pu32Reg, uint32_t *pEFlags));
721	IEM_DECL_IMPL_DEF(void, iemAImpl_xadd_u64_locked,(uint64_t pu64Dst, uint64_t pu64Reg, uint32_t *pEFlags));
722	/** @} */
723
724	/** @name Compare and exchange.
725	* @{ */
726	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u8, (uint8_t pu8Dst, uint8_t puAl, uint8_t uSrcReg, uint32_t *pEFlags));
727	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u8_locked, (uint8_t pu8Dst, uint8_t puAl, uint8_t uSrcReg, uint32_t *pEFlags));
728	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u16, (uint16_t pu16Dst, uint16_t puAx, uint16_t uSrcReg, uint32_t *pEFlags));
729	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u16_locked,(uint16_t pu16Dst, uint16_t puAx, uint16_t uSrcReg, uint32_t *pEFlags));
730	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u32, (uint32_t pu32Dst, uint32_t puEax, uint32_t uSrcReg, uint32_t *pEFlags));
731	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u32_locked,(uint32_t pu32Dst, uint32_t puEax, uint32_t uSrcReg, uint32_t *pEFlags));
732	#ifdef RT_ARCH_X86
733	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64, (uint64_t pu64Dst, uint64_t puRax, uint64_t puSrcReg, uint32_t pEFlags));
734	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64_locked,(uint64_t pu64Dst, uint64_t puRax, uint64_t puSrcReg, uint32_t pEFlags));
735	#else
736	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64, (uint64_t pu64Dst, uint64_t puRax, uint64_t uSrcReg, uint32_t *pEFlags));
737	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg_u64_locked,(uint64_t pu64Dst, uint64_t puRax, uint64_t uSrcReg, uint32_t *pEFlags));
738	#endif
739	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg8b,(uint64_t *pu64Dst, PRTUINT64U pu64EaxEdx, PRTUINT64U pu64EbxEcx,
740	uint32_t *pEFlags));
741	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg8b_locked,(uint64_t *pu64Dst, PRTUINT64U pu64EaxEdx, PRTUINT64U pu64EbxEcx,
742	uint32_t *pEFlags));
743	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b,(PRTUINT128U *pu128Dst, PRTUINT128U pu64RaxRdx, PRTUINT128U pu64RbxRcx,
744	uint32_t *pEFlags));
745	IEM_DECL_IMPL_DEF(void, iemAImpl_cmpxchg16b_locked,(PRTUINT128U *pu128Dst, PRTUINT128U pu64RaxRdx, PRTUINT128U pu64RbxRcx,
746	uint32_t *pEFlags));
747	/** @} */
748
749	/** @name Memory ordering
750	* @{ */
751	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEMFENCE,(void));
752	typedef FNIEMAIMPLMEMFENCE *PFNIEMAIMPLMEMFENCE;
753	IEM_DECL_IMPL_DEF(void, iemAImpl_mfence,(void));
754	IEM_DECL_IMPL_DEF(void, iemAImpl_sfence,(void));
755	IEM_DECL_IMPL_DEF(void, iemAImpl_lfence,(void));
756	IEM_DECL_IMPL_DEF(void, iemAImpl_alt_mem_fence,(void));
757	/** @} */
758
759	/** @name Double precision shifts
760	* @{ */
761	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU16,(uint16_t pu16Dst, uint16_t u16Src, uint8_t cShift, uint32_t pEFlags));
762	typedef FNIEMAIMPLSHIFTDBLU16 *PFNIEMAIMPLSHIFTDBLU16;
763	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU32,(uint32_t pu32Dst, uint32_t u32Src, uint8_t cShift, uint32_t pEFlags));
764	typedef FNIEMAIMPLSHIFTDBLU32 *PFNIEMAIMPLSHIFTDBLU32;
765	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTDBLU64,(uint64_t pu64Dst, uint64_t u64Src, uint8_t cShift, uint32_t pEFlags));
766	typedef FNIEMAIMPLSHIFTDBLU64 *PFNIEMAIMPLSHIFTDBLU64;
767	FNIEMAIMPLSHIFTDBLU16 iemAImpl_shld_u16;
768	FNIEMAIMPLSHIFTDBLU32 iemAImpl_shld_u32;
769	FNIEMAIMPLSHIFTDBLU64 iemAImpl_shld_u64;
770	FNIEMAIMPLSHIFTDBLU16 iemAImpl_shrd_u16;
771	FNIEMAIMPLSHIFTDBLU32 iemAImpl_shrd_u32;
772	FNIEMAIMPLSHIFTDBLU64 iemAImpl_shrd_u64;
773	/** @} */
774
775
776	/** @name Bit search operations (thrown in with the binary ops).
777	* @{ */
778	FNIEMAIMPLBINU16 iemAImpl_bsf_u16;
779	FNIEMAIMPLBINU32 iemAImpl_bsf_u32;
780	FNIEMAIMPLBINU64 iemAImpl_bsf_u64;
781	FNIEMAIMPLBINU16 iemAImpl_bsr_u16;
782	FNIEMAIMPLBINU32 iemAImpl_bsr_u32;
783	FNIEMAIMPLBINU64 iemAImpl_bsr_u64;
784	/** @} */
785
786	/** @name Signed multiplication operations (thrown in with the binary ops).
787	* @{ */
788	FNIEMAIMPLBINU16 iemAImpl_imul_two_u16;
789	FNIEMAIMPLBINU32 iemAImpl_imul_two_u32;
790	FNIEMAIMPLBINU64 iemAImpl_imul_two_u64;
791	/** @} */
792
793	/** @name Arithmetic assignment operations on bytes (unary).
794	* @{ */
795	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU8, (uint8_t pu8Dst, uint32_t pEFlags));
796	typedef FNIEMAIMPLUNARYU8 *PFNIEMAIMPLUNARYU8;
797	FNIEMAIMPLUNARYU8 iemAImpl_inc_u8, iemAImpl_inc_u8_locked;
798	FNIEMAIMPLUNARYU8 iemAImpl_dec_u8, iemAImpl_dec_u8_locked;
799	FNIEMAIMPLUNARYU8 iemAImpl_not_u8, iemAImpl_not_u8_locked;
800	FNIEMAIMPLUNARYU8 iemAImpl_neg_u8, iemAImpl_neg_u8_locked;
801	/** @} */
802
803	/** @name Arithmetic assignment operations on words (unary).
804	* @{ */
805	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU16, (uint16_t pu16Dst, uint32_t pEFlags));
806	typedef FNIEMAIMPLUNARYU16 *PFNIEMAIMPLUNARYU16;
807	FNIEMAIMPLUNARYU16 iemAImpl_inc_u16, iemAImpl_inc_u16_locked;
808	FNIEMAIMPLUNARYU16 iemAImpl_dec_u16, iemAImpl_dec_u16_locked;
809	FNIEMAIMPLUNARYU16 iemAImpl_not_u16, iemAImpl_not_u16_locked;
810	FNIEMAIMPLUNARYU16 iemAImpl_neg_u16, iemAImpl_neg_u16_locked;
811	/** @} */
812
813	/** @name Arithmetic assignment operations on double words (unary).
814	* @{ */
815	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU32, (uint32_t pu32Dst, uint32_t pEFlags));
816	typedef FNIEMAIMPLUNARYU32 *PFNIEMAIMPLUNARYU32;
817	FNIEMAIMPLUNARYU32 iemAImpl_inc_u32, iemAImpl_inc_u32_locked;
818	FNIEMAIMPLUNARYU32 iemAImpl_dec_u32, iemAImpl_dec_u32_locked;
819	FNIEMAIMPLUNARYU32 iemAImpl_not_u32, iemAImpl_not_u32_locked;
820	FNIEMAIMPLUNARYU32 iemAImpl_neg_u32, iemAImpl_neg_u32_locked;
821	/** @} */
822
823	/** @name Arithmetic assignment operations on quad words (unary).
824	* @{ */
825	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLUNARYU64, (uint64_t pu64Dst, uint32_t pEFlags));
826	typedef FNIEMAIMPLUNARYU64 *PFNIEMAIMPLUNARYU64;
827	FNIEMAIMPLUNARYU64 iemAImpl_inc_u64, iemAImpl_inc_u64_locked;
828	FNIEMAIMPLUNARYU64 iemAImpl_dec_u64, iemAImpl_dec_u64_locked;
829	FNIEMAIMPLUNARYU64 iemAImpl_not_u64, iemAImpl_not_u64_locked;
830	FNIEMAIMPLUNARYU64 iemAImpl_neg_u64, iemAImpl_neg_u64_locked;
831	/** @} */
832
833
834	/** @name Shift operations on bytes (Group 2).
835	* @{ */
836	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU8,(uint8_t pu8Dst, uint8_t cShift, uint32_t pEFlags));
837	typedef FNIEMAIMPLSHIFTU8 *PFNIEMAIMPLSHIFTU8;
838	FNIEMAIMPLSHIFTU8 iemAImpl_rol_u8;
839	FNIEMAIMPLSHIFTU8 iemAImpl_ror_u8;
840	FNIEMAIMPLSHIFTU8 iemAImpl_rcl_u8;
841	FNIEMAIMPLSHIFTU8 iemAImpl_rcr_u8;
842	FNIEMAIMPLSHIFTU8 iemAImpl_shl_u8;
843	FNIEMAIMPLSHIFTU8 iemAImpl_shr_u8;
844	FNIEMAIMPLSHIFTU8 iemAImpl_sar_u8;
845	/** @} */
846
847	/** @name Shift operations on words (Group 2).
848	* @{ */
849	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU16,(uint16_t pu16Dst, uint8_t cShift, uint32_t pEFlags));
850	typedef FNIEMAIMPLSHIFTU16 *PFNIEMAIMPLSHIFTU16;
851	FNIEMAIMPLSHIFTU16 iemAImpl_rol_u16;
852	FNIEMAIMPLSHIFTU16 iemAImpl_ror_u16;
853	FNIEMAIMPLSHIFTU16 iemAImpl_rcl_u16;
854	FNIEMAIMPLSHIFTU16 iemAImpl_rcr_u16;
855	FNIEMAIMPLSHIFTU16 iemAImpl_shl_u16;
856	FNIEMAIMPLSHIFTU16 iemAImpl_shr_u16;
857	FNIEMAIMPLSHIFTU16 iemAImpl_sar_u16;
858	/** @} */
859
860	/** @name Shift operations on double words (Group 2).
861	* @{ */
862	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU32,(uint32_t pu32Dst, uint8_t cShift, uint32_t pEFlags));
863	typedef FNIEMAIMPLSHIFTU32 *PFNIEMAIMPLSHIFTU32;
864	FNIEMAIMPLSHIFTU32 iemAImpl_rol_u32;
865	FNIEMAIMPLSHIFTU32 iemAImpl_ror_u32;
866	FNIEMAIMPLSHIFTU32 iemAImpl_rcl_u32;
867	FNIEMAIMPLSHIFTU32 iemAImpl_rcr_u32;
868	FNIEMAIMPLSHIFTU32 iemAImpl_shl_u32;
869	FNIEMAIMPLSHIFTU32 iemAImpl_shr_u32;
870	FNIEMAIMPLSHIFTU32 iemAImpl_sar_u32;
871	/** @} */
872
873	/** @name Shift operations on words (Group 2).
874	* @{ */
875	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLSHIFTU64,(uint64_t pu64Dst, uint8_t cShift, uint32_t pEFlags));
876	typedef FNIEMAIMPLSHIFTU64 *PFNIEMAIMPLSHIFTU64;
877	FNIEMAIMPLSHIFTU64 iemAImpl_rol_u64;
878	FNIEMAIMPLSHIFTU64 iemAImpl_ror_u64;
879	FNIEMAIMPLSHIFTU64 iemAImpl_rcl_u64;
880	FNIEMAIMPLSHIFTU64 iemAImpl_rcr_u64;
881	FNIEMAIMPLSHIFTU64 iemAImpl_shl_u64;
882	FNIEMAIMPLSHIFTU64 iemAImpl_shr_u64;
883	FNIEMAIMPLSHIFTU64 iemAImpl_sar_u64;
884	/** @} */
885
886	/** @name Multiplication and division operations.
887	* @{ */
888	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU8,(uint16_t pu16AX, uint8_t u8FactorDivisor, uint32_t pEFlags));
889	typedef FNIEMAIMPLMULDIVU8 *PFNIEMAIMPLMULDIVU8;
890	FNIEMAIMPLMULDIVU8 iemAImpl_mul_u8, iemAImpl_imul_u8;
891	FNIEMAIMPLMULDIVU8 iemAImpl_div_u8, iemAImpl_idiv_u8;
892
893	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU16,(uint16_t pu16AX, uint16_t pu16DX, uint16_t u16FactorDivisor, uint32_t *pEFlags));
894	typedef FNIEMAIMPLMULDIVU16 *PFNIEMAIMPLMULDIVU16;
895	FNIEMAIMPLMULDIVU16 iemAImpl_mul_u16, iemAImpl_imul_u16;
896	FNIEMAIMPLMULDIVU16 iemAImpl_div_u16, iemAImpl_idiv_u16;
897
898	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU32,(uint32_t pu32EAX, uint32_t pu32EDX, uint32_t u32FactorDivisor, uint32_t *pEFlags));
899	typedef FNIEMAIMPLMULDIVU32 *PFNIEMAIMPLMULDIVU32;
900	FNIEMAIMPLMULDIVU32 iemAImpl_mul_u32, iemAImpl_imul_u32;
901	FNIEMAIMPLMULDIVU32 iemAImpl_div_u32, iemAImpl_idiv_u32;
902
903	typedef IEM_DECL_IMPL_TYPE(int, FNIEMAIMPLMULDIVU64,(uint64_t pu64RAX, uint64_t pu64RDX, uint64_t u64FactorDivisor, uint32_t *pEFlags));
904	typedef FNIEMAIMPLMULDIVU64 *PFNIEMAIMPLMULDIVU64;
905	FNIEMAIMPLMULDIVU64 iemAImpl_mul_u64, iemAImpl_imul_u64;
906	FNIEMAIMPLMULDIVU64 iemAImpl_div_u64, iemAImpl_idiv_u64;
907	/** @} */
908
909	/** @name Byte Swap.
910	* @{ */
911	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u16,(uint32_t pu32Dst)); / Yes, 32-bit register access. */
912	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u32,(uint32_t *pu32Dst));
913	IEM_DECL_IMPL_TYPE(void, iemAImpl_bswap_u64,(uint64_t *pu64Dst));
914	/** @} */
915
916	/** @name Misc.
917	* @{ */
918	FNIEMAIMPLBINU16 iemAImpl_arpl;
919	/** @} */
920
921
922	/** @name FPU operations taking a 32-bit float argument
923	* @{ */
924	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR32FSW,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
925	PCRTFLOAT80U pr80Val1, PCRTFLOAT32U pr32Val2));
926	typedef FNIEMAIMPLFPUR32FSW *PFNIEMAIMPLFPUR32FSW;
927
928	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR32,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
929	PCRTFLOAT80U pr80Val1, PCRTFLOAT32U pr32Val2));
930	typedef FNIEMAIMPLFPUR32 *PFNIEMAIMPLFPUR32;
931
932	FNIEMAIMPLFPUR32FSW iemAImpl_fcom_r80_by_r32;
933	FNIEMAIMPLFPUR32 iemAImpl_fadd_r80_by_r32;
934	FNIEMAIMPLFPUR32 iemAImpl_fmul_r80_by_r32;
935	FNIEMAIMPLFPUR32 iemAImpl_fsub_r80_by_r32;
936	FNIEMAIMPLFPUR32 iemAImpl_fsubr_r80_by_r32;
937	FNIEMAIMPLFPUR32 iemAImpl_fdiv_r80_by_r32;
938	FNIEMAIMPLFPUR32 iemAImpl_fdivr_r80_by_r32;
939
940	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r32_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT32U pr32Val));
941	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
942	PRTFLOAT32U pr32Val, PCRTFLOAT80U pr80Val));
943	/** @} */
944
945	/** @name FPU operations taking a 64-bit float argument
946	* @{ */
947	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR64,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
948	PCRTFLOAT80U pr80Val1, PCRTFLOAT64U pr64Val2));
949	typedef FNIEMAIMPLFPUR64 *PFNIEMAIMPLFPUR64;
950
951	FNIEMAIMPLFPUR64 iemAImpl_fadd_r80_by_r64;
952	FNIEMAIMPLFPUR64 iemAImpl_fmul_r80_by_r64;
953	FNIEMAIMPLFPUR64 iemAImpl_fsub_r80_by_r64;
954	FNIEMAIMPLFPUR64 iemAImpl_fsubr_r80_by_r64;
955	FNIEMAIMPLFPUR64 iemAImpl_fdiv_r80_by_r64;
956	FNIEMAIMPLFPUR64 iemAImpl_fdivr_r80_by_r64;
957
958	IEM_DECL_IMPL_DEF(void, iemAImpl_fcom_r80_by_r64,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
959	PCRTFLOAT80U pr80Val1, PCRTFLOAT64U pr64Val2));
960	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r64_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT64U pr64Val));
961	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
962	PRTFLOAT64U pr32Val, PCRTFLOAT80U pr80Val));
963	/** @} */
964
965	/** @name FPU operations taking a 80-bit float argument
966	* @{ */
967	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
968	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
969	typedef FNIEMAIMPLFPUR80 *PFNIEMAIMPLFPUR80;
970	FNIEMAIMPLFPUR80 iemAImpl_fadd_r80_by_r80;
971	FNIEMAIMPLFPUR80 iemAImpl_fmul_r80_by_r80;
972	FNIEMAIMPLFPUR80 iemAImpl_fsub_r80_by_r80;
973	FNIEMAIMPLFPUR80 iemAImpl_fsubr_r80_by_r80;
974	FNIEMAIMPLFPUR80 iemAImpl_fdiv_r80_by_r80;
975	FNIEMAIMPLFPUR80 iemAImpl_fdivr_r80_by_r80;
976	FNIEMAIMPLFPUR80 iemAImpl_fprem_r80_by_r80;
977	FNIEMAIMPLFPUR80 iemAImpl_fprem1_r80_by_r80;
978	FNIEMAIMPLFPUR80 iemAImpl_fscale_r80_by_r80;
979
980	FNIEMAIMPLFPUR80 iemAImpl_fpatan_r80_by_r80;
981	FNIEMAIMPLFPUR80 iemAImpl_fyl2xp1_r80_by_r80;
982
983	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80FSW,(PCX86FXSTATE pFpuState, uint16_t *pFSW,
984	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
985	typedef FNIEMAIMPLFPUR80FSW *PFNIEMAIMPLFPUR80FSW;
986	FNIEMAIMPLFPUR80FSW iemAImpl_fcom_r80_by_r80;
987	FNIEMAIMPLFPUR80FSW iemAImpl_fucom_r80_by_r80;
988
989	typedef IEM_DECL_IMPL_TYPE(uint32_t, FNIEMAIMPLFPUR80EFL,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
990	PCRTFLOAT80U pr80Val1, PCRTFLOAT80U pr80Val2));
991	typedef FNIEMAIMPLFPUR80EFL *PFNIEMAIMPLFPUR80EFL;
992	FNIEMAIMPLFPUR80EFL iemAImpl_fcomi_r80_by_r80;
993	FNIEMAIMPLFPUR80EFL iemAImpl_fucomi_r80_by_r80;
994
995	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARY,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT80U pr80Val));
996	typedef FNIEMAIMPLFPUR80UNARY *PFNIEMAIMPLFPUR80UNARY;
997	FNIEMAIMPLFPUR80UNARY iemAImpl_fabs_r80;
998	FNIEMAIMPLFPUR80UNARY iemAImpl_fchs_r80;
999	FNIEMAIMPLFPUR80UNARY iemAImpl_f2xm1_r80;
1000	FNIEMAIMPLFPUR80UNARY iemAImpl_fyl2x_r80;
1001	FNIEMAIMPLFPUR80UNARY iemAImpl_fsqrt_r80;
1002	FNIEMAIMPLFPUR80UNARY iemAImpl_frndint_r80;
1003	FNIEMAIMPLFPUR80UNARY iemAImpl_fsin_r80;
1004	FNIEMAIMPLFPUR80UNARY iemAImpl_fcos_r80;
1005
1006	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARYFSW,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw, PCRTFLOAT80U pr80Val));
1007	typedef FNIEMAIMPLFPUR80UNARYFSW *PFNIEMAIMPLFPUR80UNARYFSW;
1008	FNIEMAIMPLFPUR80UNARYFSW iemAImpl_ftst_r80;
1009	FNIEMAIMPLFPUR80UNARYFSW iemAImpl_fxam_r80;
1010
1011	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80LDCONST,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes));
1012	typedef FNIEMAIMPLFPUR80LDCONST *PFNIEMAIMPLFPUR80LDCONST;
1013	FNIEMAIMPLFPUR80LDCONST iemAImpl_fld1;
1014	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldl2t;
1015	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldl2e;
1016	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldpi;
1017	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldlg2;
1018	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldln2;
1019	FNIEMAIMPLFPUR80LDCONST iemAImpl_fldz;
1020
1021	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUR80UNARYTWO,(PCX86FXSTATE pFpuState, PIEMFPURESULTTWO pFpuResTwo,
1022	PCRTFLOAT80U pr80Val));
1023	typedef FNIEMAIMPLFPUR80UNARYTWO *PFNIEMAIMPLFPUR80UNARYTWO;
1024	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fptan_r80_r80;
1025	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fxtract_r80_r80;
1026	FNIEMAIMPLFPUR80UNARYTWO iemAImpl_fsincos_r80_r80;
1027
1028	IEM_DECL_IMPL_DEF(void, iemAImpl_fld_r80_from_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, PCRTFLOAT80U pr80Val));
1029	IEM_DECL_IMPL_DEF(void, iemAImpl_fst_r80_to_r80,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1030	PRTFLOAT80U pr80Dst, PCRTFLOAT80U pr80Src));
1031
1032	/** @} */
1033
1034	/** @name FPU operations taking a 16-bit signed integer argument
1035	* @{ */
1036	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI16,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1037	PCRTFLOAT80U pr80Val1, int16_t const *pi16Val2));
1038	typedef FNIEMAIMPLFPUI16 *PFNIEMAIMPLFPUI16;
1039
1040	FNIEMAIMPLFPUI16 iemAImpl_fiadd_r80_by_i16;
1041	FNIEMAIMPLFPUI16 iemAImpl_fimul_r80_by_i16;
1042	FNIEMAIMPLFPUI16 iemAImpl_fisub_r80_by_i16;
1043	FNIEMAIMPLFPUI16 iemAImpl_fisubr_r80_by_i16;
1044	FNIEMAIMPLFPUI16 iemAImpl_fidiv_r80_by_i16;
1045	FNIEMAIMPLFPUI16 iemAImpl_fidivr_r80_by_i16;
1046
1047	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1048	PCRTFLOAT80U pr80Val1, int16_t const *pi16Val2));
1049
1050	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i16_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int16_t const *pi16Val));
1051	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1052	int16_t *pi16Val, PCRTFLOAT80U pr80Val));
1053	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i16,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1054	int16_t *pi16Val, PCRTFLOAT80U pr80Val));
1055	/** @} */
1056
1057	/** @name FPU operations taking a 32-bit signed integer argument
1058	* @{ */
1059	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI32,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1060	PCRTFLOAT80U pr80Val1, int32_t const *pi32Val2));
1061	typedef FNIEMAIMPLFPUI32 *PFNIEMAIMPLFPUI32;
1062
1063	FNIEMAIMPLFPUI32 iemAImpl_fiadd_r80_by_i32;
1064	FNIEMAIMPLFPUI32 iemAImpl_fimul_r80_by_i32;
1065	FNIEMAIMPLFPUI32 iemAImpl_fisub_r80_by_i32;
1066	FNIEMAIMPLFPUI32 iemAImpl_fisubr_r80_by_i32;
1067	FNIEMAIMPLFPUI32 iemAImpl_fidiv_r80_by_i32;
1068	FNIEMAIMPLFPUI32 iemAImpl_fidivr_r80_by_i32;
1069
1070	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1071	PCRTFLOAT80U pr80Val1, int32_t const *pi32Val2));
1072
1073	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i32_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int32_t const *pi32Val));
1074	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1075	int32_t *pi32Val, PCRTFLOAT80U pr80Val));
1076	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i32,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1077	int32_t *pi32Val, PCRTFLOAT80U pr80Val));
1078	/** @} */
1079
1080	/** @name FPU operations taking a 64-bit signed integer argument
1081	* @{ */
1082	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLFPUI64,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes,
1083	PCRTFLOAT80U pr80Val1, int64_t const *pi64Val2));
1084	typedef FNIEMAIMPLFPUI64 *PFNIEMAIMPLFPUI64;
1085
1086	FNIEMAIMPLFPUI64 iemAImpl_fiadd_r80_by_i64;
1087	FNIEMAIMPLFPUI64 iemAImpl_fimul_r80_by_i64;
1088	FNIEMAIMPLFPUI64 iemAImpl_fisub_r80_by_i64;
1089	FNIEMAIMPLFPUI64 iemAImpl_fisubr_r80_by_i64;
1090	FNIEMAIMPLFPUI64 iemAImpl_fidiv_r80_by_i64;
1091	FNIEMAIMPLFPUI64 iemAImpl_fidivr_r80_by_i64;
1092
1093	IEM_DECL_IMPL_DEF(void, iemAImpl_ficom_r80_by_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16Fsw,
1094	PCRTFLOAT80U pr80Val1, int64_t const *pi64Val2));
1095
1096	IEM_DECL_IMPL_DEF(void, iemAImpl_fild_i64_to_r80,(PCX86FXSTATE pFpuState, PIEMFPURESULT pFpuRes, int64_t const *pi64Val));
1097	IEM_DECL_IMPL_DEF(void, iemAImpl_fist_r80_to_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1098	int64_t *pi64Val, PCRTFLOAT80U pr80Val));
1099	IEM_DECL_IMPL_DEF(void, iemAImpl_fistt_r80_to_i64,(PCX86FXSTATE pFpuState, uint16_t *pu16FSW,
1100	int64_t *pi32Val, PCRTFLOAT80U pr80Val));
1101	/** @} */
1102
1103
1104	/** Temporary type representing a 256-bit vector register. */
1105	typedef struct {uint64_t au64[4]; } IEMVMM256;
1106	/** Temporary type pointing to a 256-bit vector register. */
1107	typedef IEMVMM256 *PIEMVMM256;
1108	/** Temporary type pointing to a const 256-bit vector register. */
1109	typedef IEMVMM256 *PCIEMVMM256;
1110
1111
1112	/** @name Media (SSE/MMX/AVX) operations: full1 + full2 -> full1.
1113	* @{ */
1114	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF2U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1115	typedef FNIEMAIMPLMEDIAF2U64 *PFNIEMAIMPLMEDIAF2U64;
1116	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF2U128,(PCX86FXSTATE pFpuState, uint128_t pu128Dst, uint128_t const pu128Src));
1117	typedef FNIEMAIMPLMEDIAF2U128 *PFNIEMAIMPLMEDIAF2U128;
1118	FNIEMAIMPLMEDIAF2U64 iemAImpl_pxor_u64, iemAImpl_pcmpeqb_u64, iemAImpl_pcmpeqw_u64, iemAImpl_pcmpeqd_u64;
1119	FNIEMAIMPLMEDIAF2U128 iemAImpl_pxor_u128, iemAImpl_pcmpeqb_u128, iemAImpl_pcmpeqw_u128, iemAImpl_pcmpeqd_u128;
1120	/** @} */
1121
1122	/** @name Media (SSE/MMX/AVX) operations: lowhalf1 + lowhalf1 -> full1.
1123	* @{ */
1124	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1L1U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint32_t const pu32Src));
1125	typedef FNIEMAIMPLMEDIAF1L1U64 *PFNIEMAIMPLMEDIAF1L1U64;
1126	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1L1U128,(PCX86FXSTATE pFpuState, uint128_t pu128Dst, uint64_t const pu64Src));
1127	typedef FNIEMAIMPLMEDIAF1L1U128 *PFNIEMAIMPLMEDIAF1L1U128;
1128	FNIEMAIMPLMEDIAF1L1U64 iemAImpl_punpcklbw_u64, iemAImpl_punpcklwd_u64, iemAImpl_punpckldq_u64;
1129	FNIEMAIMPLMEDIAF1L1U128 iemAImpl_punpcklbw_u128, iemAImpl_punpcklwd_u128, iemAImpl_punpckldq_u128, iemAImpl_punpcklqdq_u128;
1130	/** @} */
1131
1132	/** @name Media (SSE/MMX/AVX) operations: hihalf1 + hihalf2 -> full1.
1133	* @{ */
1134	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1H1U64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1135	typedef FNIEMAIMPLMEDIAF2U64 *PFNIEMAIMPLMEDIAF1H1U64;
1136	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAF1H1U128,(PCX86FXSTATE pFpuState, uint128_t pu128Dst, uint128_t const pu128Src));
1137	typedef FNIEMAIMPLMEDIAF2U128 *PFNIEMAIMPLMEDIAF1H1U128;
1138	FNIEMAIMPLMEDIAF1H1U64 iemAImpl_punpckhbw_u64, iemAImpl_punpckhwd_u64, iemAImpl_punpckhdq_u64;
1139	FNIEMAIMPLMEDIAF1H1U128 iemAImpl_punpckhbw_u128, iemAImpl_punpckhwd_u128, iemAImpl_punpckhdq_u128, iemAImpl_punpckhqdq_u128;
1140	/** @} */
1141
1142	/** @name Media (SSE/MMX/AVX) operation: Packed Shuffle Stuff (evil)
1143	* @{ */
1144	typedef IEM_DECL_IMPL_TYPE(void, FNIEMAIMPLMEDIAPSHUF,(PCX86FXSTATE pFpuState, uint128_t *pu128Dst,
1145	uint128_t const *pu128Src, uint8_t bEvil));
1146	typedef FNIEMAIMPLMEDIAPSHUF *PFNIEMAIMPLMEDIAPSHUF;
1147	FNIEMAIMPLMEDIAPSHUF iemAImpl_pshufhw, iemAImpl_pshuflw, iemAImpl_pshufd;
1148	IEM_DECL_IMPL_DEF(void, iemAImpl_pshufw,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src, uint8_t bEvil));
1149	/** @} */
1150
1151	/** @name Media (SSE/MMX/AVX) operation: Move Byte Mask
1152	* @{ */
1153	IEM_DECL_IMPL_DEF(void, iemAImpl_pmovmskb_u64,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint64_t const pu64Src));
1154	IEM_DECL_IMPL_DEF(void, iemAImpl_pmovmskb_u128,(PCX86FXSTATE pFpuState, uint64_t pu64Dst, uint128_t const pu128Src));
1155	/** @} */
1156
1157
1158
1159	/** @name Function tables.
1160	* @{
1161	*/
1162
1163	/**
1164	* Function table for a binary operator providing implementation based on
1165	* operand size.
1166	*/
1167	typedef struct IEMOPBINSIZES
1168	{
1169	PFNIEMAIMPLBINU8 pfnNormalU8, pfnLockedU8;
1170	PFNIEMAIMPLBINU16 pfnNormalU16, pfnLockedU16;
1171	PFNIEMAIMPLBINU32 pfnNormalU32, pfnLockedU32;
1172	PFNIEMAIMPLBINU64 pfnNormalU64, pfnLockedU64;
1173	} IEMOPBINSIZES;
1174	/** Pointer to a binary operator function table. */
1175	typedef IEMOPBINSIZES const *PCIEMOPBINSIZES;
1176
1177
1178	/**
1179	* Function table for a unary operator providing implementation based on
1180	* operand size.
1181	*/
1182	typedef struct IEMOPUNARYSIZES
1183	{
1184	PFNIEMAIMPLUNARYU8 pfnNormalU8, pfnLockedU8;
1185	PFNIEMAIMPLUNARYU16 pfnNormalU16, pfnLockedU16;
1186	PFNIEMAIMPLUNARYU32 pfnNormalU32, pfnLockedU32;
1187	PFNIEMAIMPLUNARYU64 pfnNormalU64, pfnLockedU64;
1188	} IEMOPUNARYSIZES;
1189	/** Pointer to a unary operator function table. */
1190	typedef IEMOPUNARYSIZES const *PCIEMOPUNARYSIZES;
1191
1192
1193	/**
1194	* Function table for a shift operator providing implementation based on
1195	* operand size.
1196	*/
1197	typedef struct IEMOPSHIFTSIZES
1198	{
1199	PFNIEMAIMPLSHIFTU8 pfnNormalU8;
1200	PFNIEMAIMPLSHIFTU16 pfnNormalU16;
1201	PFNIEMAIMPLSHIFTU32 pfnNormalU32;
1202	PFNIEMAIMPLSHIFTU64 pfnNormalU64;
1203	} IEMOPSHIFTSIZES;
1204	/** Pointer to a shift operator function table. */
1205	typedef IEMOPSHIFTSIZES const *PCIEMOPSHIFTSIZES;
1206
1207
1208	/**
1209	* Function table for a multiplication or division operation.
1210	*/
1211	typedef struct IEMOPMULDIVSIZES
1212	{
1213	PFNIEMAIMPLMULDIVU8 pfnU8;
1214	PFNIEMAIMPLMULDIVU16 pfnU16;
1215	PFNIEMAIMPLMULDIVU32 pfnU32;
1216	PFNIEMAIMPLMULDIVU64 pfnU64;
1217	} IEMOPMULDIVSIZES;
1218	/** Pointer to a multiplication or division operation function table. */
1219	typedef IEMOPMULDIVSIZES const *PCIEMOPMULDIVSIZES;
1220
1221
1222	/**
1223	* Function table for a double precision shift operator providing implementation
1224	* based on operand size.
1225	*/
1226	typedef struct IEMOPSHIFTDBLSIZES
1227	{
1228	PFNIEMAIMPLSHIFTDBLU16 pfnNormalU16;
1229	PFNIEMAIMPLSHIFTDBLU32 pfnNormalU32;
1230	PFNIEMAIMPLSHIFTDBLU64 pfnNormalU64;
1231	} IEMOPSHIFTDBLSIZES;
1232	/** Pointer to a double precision shift function table. */
1233	typedef IEMOPSHIFTDBLSIZES const *PCIEMOPSHIFTDBLSIZES;
1234
1235
1236	/**
1237	* Function table for media instruction taking two full sized media registers,
1238	* optionally the 2nd being a memory reference (only modifying the first op.)
1239	*/
1240	typedef struct IEMOPMEDIAF2
1241	{
1242	PFNIEMAIMPLMEDIAF2U64 pfnU64;
1243	PFNIEMAIMPLMEDIAF2U128 pfnU128;
1244	} IEMOPMEDIAF2;
1245	/** Pointer to a media operation function table for full sized ops. */
1246	typedef IEMOPMEDIAF2 const *PCIEMOPMEDIAF2;
1247
1248	/**
1249	* Function table for media instruction taking taking one full and one lower
1250	* half media register.
1251	*/
1252	typedef struct IEMOPMEDIAF1L1
1253	{
1254	PFNIEMAIMPLMEDIAF1L1U64 pfnU64;
1255	PFNIEMAIMPLMEDIAF1L1U128 pfnU128;
1256	} IEMOPMEDIAF1L1;
1257	/** Pointer to a media operation function table for lowhalf+lowhalf -> full. */
1258	typedef IEMOPMEDIAF1L1 const *PCIEMOPMEDIAF1L1;
1259
1260	/**
1261	* Function table for media instruction taking taking one full and one high half
1262	* media register.
1263	*/
1264	typedef struct IEMOPMEDIAF1H1
1265	{
1266	PFNIEMAIMPLMEDIAF1H1U64 pfnU64;
1267	PFNIEMAIMPLMEDIAF1H1U128 pfnU128;
1268	} IEMOPMEDIAF1H1;
1269	/** Pointer to a media operation function table for hihalf+hihalf -> full. */
1270	typedef IEMOPMEDIAF1H1 const *PCIEMOPMEDIAF1H1;
1271
1272
1273	/** @} */
1274
1275
1276	/** @name C instruction implementations for anything slightly complicated.
1277	* @{ */
1278
1279	/**
1280	* For typedef'ing or declaring a C instruction implementation function taking
1281	* no extra arguments.
1282	*
1283	* @param a_Name The name of the type.
1284	*/
1285	# define IEM_CIMPL_DECL_TYPE_0(a_Name) \
1286	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr))
1287	/**
1288	* For defining a C instruction implementation function taking no extra
1289	* arguments.
1290	*
1291	* @param a_Name The name of the function
1292	*/
1293	# define IEM_CIMPL_DEF_0(a_Name) \
1294	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr))
1295	/**
1296	* For calling a C instruction implementation function taking no extra
1297	* arguments.
1298	*
1299	* This special call macro adds default arguments to the call and allow us to
1300	* change these later.
1301	*
1302	* @param a_fn The name of the function.
1303	*/
1304	# define IEM_CIMPL_CALL_0(a_fn) a_fn(pIemCpu, cbInstr)
1305
1306	/**
1307	* For typedef'ing or declaring a C instruction implementation function taking
1308	* one extra argument.
1309	*
1310	* @param a_Name The name of the type.
1311	* @param a_Type0 The argument type.
1312	* @param a_Arg0 The argument name.
1313	*/
1314	# define IEM_CIMPL_DECL_TYPE_1(a_Name, a_Type0, a_Arg0) \
1315	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0))
1316	/**
1317	* For defining a C instruction implementation function taking one extra
1318	* argument.
1319	*
1320	* @param a_Name The name of the function
1321	* @param a_Type0 The argument type.
1322	* @param a_Arg0 The argument name.
1323	*/
1324	# define IEM_CIMPL_DEF_1(a_Name, a_Type0, a_Arg0) \
1325	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0))
1326	/**
1327	* For calling a C instruction implementation function taking one extra
1328	* argument.
1329	*
1330	* This special call macro adds default arguments to the call and allow us to
1331	* change these later.
1332	*
1333	* @param a_fn The name of the function.
1334	* @param a0 The name of the 1st argument.
1335	*/
1336	# define IEM_CIMPL_CALL_1(a_fn, a0) a_fn(pIemCpu, cbInstr, (a0))
1337
1338	/**
1339	* For typedef'ing or declaring a C instruction implementation function taking
1340	* two extra arguments.
1341	*
1342	* @param a_Name The name of the type.
1343	* @param a_Type0 The type of the 1st argument
1344	* @param a_Arg0 The name of the 1st argument.
1345	* @param a_Type1 The type of the 2nd argument.
1346	* @param a_Arg1 The name of the 2nd argument.
1347	*/
1348	# define IEM_CIMPL_DECL_TYPE_2(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1) \
1349	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1))
1350	/**
1351	* For defining a C instruction implementation function taking two extra
1352	* arguments.
1353	*
1354	* @param a_Name The name of the function.
1355	* @param a_Type0 The type of the 1st argument
1356	* @param a_Arg0 The name of the 1st argument.
1357	* @param a_Type1 The type of the 2nd argument.
1358	* @param a_Arg1 The name of the 2nd argument.
1359	*/
1360	# define IEM_CIMPL_DEF_2(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1) \
1361	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1))
1362	/**
1363	* For calling a C instruction implementation function taking two extra
1364	* arguments.
1365	*
1366	* This special call macro adds default arguments to the call and allow us to
1367	* change these later.
1368	*
1369	* @param a_fn The name of the function.
1370	* @param a0 The name of the 1st argument.
1371	* @param a1 The name of the 2nd argument.
1372	*/
1373	# define IEM_CIMPL_CALL_2(a_fn, a0, a1) a_fn(pIemCpu, cbInstr, (a0), (a1))
1374
1375	/**
1376	* For typedef'ing or declaring a C instruction implementation function taking
1377	* three extra arguments.
1378	*
1379	* @param a_Name The name of the type.
1380	* @param a_Type0 The type of the 1st argument
1381	* @param a_Arg0 The name of the 1st argument.
1382	* @param a_Type1 The type of the 2nd argument.
1383	* @param a_Arg1 The name of the 2nd argument.
1384	* @param a_Type2 The type of the 3rd argument.
1385	* @param a_Arg2 The name of the 3rd argument.
1386	*/
1387	# define IEM_CIMPL_DECL_TYPE_3(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2) \
1388	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2))
1389	/**
1390	* For defining a C instruction implementation function taking three extra
1391	* arguments.
1392	*
1393	* @param a_Name The name of the function.
1394	* @param a_Type0 The type of the 1st argument
1395	* @param a_Arg0 The name of the 1st argument.
1396	* @param a_Type1 The type of the 2nd argument.
1397	* @param a_Arg1 The name of the 2nd argument.
1398	* @param a_Type2 The type of the 3rd argument.
1399	* @param a_Arg2 The name of the 3rd argument.
1400	*/
1401	# define IEM_CIMPL_DEF_3(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2) \
1402	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2))
1403	/**
1404	* For calling a C instruction implementation function taking three extra
1405	* arguments.
1406	*
1407	* This special call macro adds default arguments to the call and allow us to
1408	* change these later.
1409	*
1410	* @param a_fn The name of the function.
1411	* @param a0 The name of the 1st argument.
1412	* @param a1 The name of the 2nd argument.
1413	* @param a2 The name of the 3rd argument.
1414	*/
1415	# define IEM_CIMPL_CALL_3(a_fn, a0, a1, a2) a_fn(pIemCpu, cbInstr, (a0), (a1), (a2))
1416
1417
1418	/**
1419	* For typedef'ing or declaring a C instruction implementation function taking
1420	* four extra arguments.
1421	*
1422	* @param a_Name The name of the type.
1423	* @param a_Type0 The type of the 1st argument
1424	* @param a_Arg0 The name of the 1st argument.
1425	* @param a_Type1 The type of the 2nd argument.
1426	* @param a_Arg1 The name of the 2nd argument.
1427	* @param a_Type2 The type of the 3rd argument.
1428	* @param a_Arg2 The name of the 3rd argument.
1429	* @param a_Type3 The type of the 4th argument.
1430	* @param a_Arg3 The name of the 4th argument.
1431	*/
1432	# define IEM_CIMPL_DECL_TYPE_4(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3) \
1433	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, a_Type3 a_Arg3))
1434	/**
1435	* For defining a C instruction implementation function taking four extra
1436	* arguments.
1437	*
1438	* @param a_Name The name of the function.
1439	* @param a_Type0 The type of the 1st argument
1440	* @param a_Arg0 The name of the 1st argument.
1441	* @param a_Type1 The type of the 2nd argument.
1442	* @param a_Arg1 The name of the 2nd argument.
1443	* @param a_Type2 The type of the 3rd argument.
1444	* @param a_Arg2 The name of the 3rd argument.
1445	* @param a_Type3 The type of the 4th argument.
1446	* @param a_Arg3 The name of the 4th argument.
1447	*/
1448	# define IEM_CIMPL_DEF_4(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3) \
1449	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, a_Type0 a_Arg0, a_Type1 a_Arg1, \
1450	a_Type2 a_Arg2, a_Type3 a_Arg3))
1451	/**
1452	* For calling a C instruction implementation function taking four extra
1453	* arguments.
1454	*
1455	* This special call macro adds default arguments to the call and allow us to
1456	* change these later.
1457	*
1458	* @param a_fn The name of the function.
1459	* @param a0 The name of the 1st argument.
1460	* @param a1 The name of the 2nd argument.
1461	* @param a2 The name of the 3rd argument.
1462	* @param a3 The name of the 4th argument.
1463	*/
1464	# define IEM_CIMPL_CALL_4(a_fn, a0, a1, a2, a3) a_fn(pIemCpu, cbInstr, (a0), (a1), (a2), (a3))
1465
1466
1467	/**
1468	* For typedef'ing or declaring a C instruction implementation function taking
1469	* five extra arguments.
1470	*
1471	* @param a_Name The name of the type.
1472	* @param a_Type0 The type of the 1st argument
1473	* @param a_Arg0 The name of the 1st argument.
1474	* @param a_Type1 The type of the 2nd argument.
1475	* @param a_Arg1 The name of the 2nd argument.
1476	* @param a_Type2 The type of the 3rd argument.
1477	* @param a_Arg2 The name of the 3rd argument.
1478	* @param a_Type3 The type of the 4th argument.
1479	* @param a_Arg3 The name of the 4th argument.
1480	* @param a_Type4 The type of the 5th argument.
1481	* @param a_Arg4 The name of the 5th argument.
1482	*/
1483	# define IEM_CIMPL_DECL_TYPE_5(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3, a_Type4, a_Arg4) \
1484	IEM_DECL_IMPL_TYPE(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, \
1485	a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, \
1486	a_Type3 a_Arg3, a_Type4 a_Arg4))
1487	/**
1488	* For defining a C instruction implementation function taking five extra
1489	* arguments.
1490	*
1491	* @param a_Name The name of the function.
1492	* @param a_Type0 The type of the 1st argument
1493	* @param a_Arg0 The name of the 1st argument.
1494	* @param a_Type1 The type of the 2nd argument.
1495	* @param a_Arg1 The name of the 2nd argument.
1496	* @param a_Type2 The type of the 3rd argument.
1497	* @param a_Arg2 The name of the 3rd argument.
1498	* @param a_Type3 The type of the 4th argument.
1499	* @param a_Arg3 The name of the 4th argument.
1500	* @param a_Type4 The type of the 5th argument.
1501	* @param a_Arg4 The name of the 5th argument.
1502	*/
1503	# define IEM_CIMPL_DEF_5(a_Name, a_Type0, a_Arg0, a_Type1, a_Arg1, a_Type2, a_Arg2, a_Type3, a_Arg3, a_Type4, a_Arg4) \
1504	IEM_DECL_IMPL_DEF(VBOXSTRICTRC, a_Name, (PIEMCPU pIemCpu, uint8_t cbInstr, \
1505	a_Type0 a_Arg0, a_Type1 a_Arg1, a_Type2 a_Arg2, \
1506	a_Type3 a_Arg3, a_Type4 a_Arg4))
1507	/**
1508	* For calling a C instruction implementation function taking five extra
1509	* arguments.
1510	*
1511	* This special call macro adds default arguments to the call and allow us to
1512	* change these later.
1513	*
1514	* @param a_fn The name of the function.
1515	* @param a0 The name of the 1st argument.
1516	* @param a1 The name of the 2nd argument.
1517	* @param a2 The name of the 3rd argument.
1518	* @param a3 The name of the 4th argument.
1519	* @param a4 The name of the 5th argument.
1520	*/
1521	# define IEM_CIMPL_CALL_5(a_fn, a0, a1, a2, a3, a4) a_fn(pIemCpu, cbInstr, (a0), (a1), (a2), (a3), (a4))
1522
1523	/** @} */
1524
1525
1526	/** @} */
1527
1528	RT_C_DECLS_END
1529
1530	#endif
1531

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/include/IEMInternal.h@ 47740

Download in other formats: