EMHandleRCTmpl.h@ 57446

Last change on this file since 57446 was 56287, checked in by vboxsync, 9 years ago
VMM: Updated (C) year.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 12.8 KB

Line
1	/* $Id: EMHandleRCTmpl.h 56287 2015-06-09 11:15:22Z vboxsync $ */
2	/** @file
3	* EM - emR3[Raw\|Hm]HandleRC template.
4	*/
5
6	/*
7	* Copyright (C) 2006-2015 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18	#ifndef ___EMHandleRCTmpl_h
19	#define ___EMHandleRCTmpl_h
20
21	#if defined(EMHANDLERC_WITH_PATM) && defined(EMHANDLERC_WITH_HM)
22	# error "Only one define"
23	#endif
24
25
26	/**
27	* Process a subset of the raw-mode and hm return codes.
28	*
29	* Since we have to share this with raw-mode single stepping, this inline
30	* function has been created to avoid code duplication.
31	*
32	* @returns VINF_SUCCESS if it's ok to continue raw mode.
33	* @returns VBox status code to return to the EM main loop.
34	*
35	* @param pVM Pointer to the VM.
36	* @param pVCpu Pointer to the VMCPU.
37	* @param rc The return code.
38	* @param pCtx Pointer to the guest CPU context.
39	*/
40	#ifdef EMHANDLERC_WITH_PATM
41	int emR3RawHandleRC(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, int rc)
42	#elif defined(EMHANDLERC_WITH_HM)
43	int emR3HmHandleRC(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, int rc)
44	#endif
45	{
46	switch (rc)
47	{
48	/*
49	* Common & simple ones.
50	*/
51	case VINF_SUCCESS:
52	break;
53	case VINF_EM_RESCHEDULE_RAW:
54	case VINF_EM_RESCHEDULE_HM:
55	case VINF_EM_RAW_INTERRUPT:
56	case VINF_EM_RAW_TO_R3:
57	case VINF_EM_RAW_TIMER_PENDING:
58	case VINF_EM_PENDING_REQUEST:
59	rc = VINF_SUCCESS;
60	break;
61
62	#ifdef EMHANDLERC_WITH_PATM
63	/*
64	* Privileged instruction.
65	*/
66	case VINF_EM_RAW_EXCEPTION_PRIVILEGED:
67	case VINF_PATM_PATCH_TRAP_GP:
68	rc = emR3RawPrivileged(pVM, pVCpu);
69	break;
70
71	case VINF_EM_RAW_GUEST_TRAP:
72	/*
73	* Got a trap which needs dispatching.
74	*/
75	if (PATMR3IsInsidePatchJump(pVM, pCtx->eip, NULL))
76	{
77	AssertReleaseMsgFailed(("FATAL ERROR: executing random instruction inside generated patch jump %08X\n", CPUMGetGuestEIP(pVCpu)));
78	rc = VERR_EM_RAW_PATCH_CONFLICT;
79	break;
80	}
81	rc = emR3RawGuestTrap(pVM, pVCpu);
82	break;
83
84	/*
85	* Trap in patch code.
86	*/
87	case VINF_PATM_PATCH_TRAP_PF:
88	case VINF_PATM_PATCH_INT3:
89	rc = emR3RawPatchTrap(pVM, pVCpu, pCtx, rc);
90	break;
91
92	case VINF_PATM_DUPLICATE_FUNCTION:
93	Assert(PATMIsPatchGCAddr(pVM, pCtx->eip));
94	rc = PATMR3DuplicateFunctionRequest(pVM, pCtx);
95	AssertRC(rc);
96	rc = VINF_SUCCESS;
97	break;
98
99	case VINF_PATM_CHECK_PATCH_PAGE:
100	rc = PATMR3HandleMonitoredPage(pVM);
101	AssertRC(rc);
102	rc = VINF_SUCCESS;
103	break;
104
105	/*
106	* Patch manager.
107	*/
108	case VERR_EM_RAW_PATCH_CONFLICT:
109	AssertReleaseMsgFailed(("%Rrc handling is not yet implemented\n", rc));
110	break;
111	#endif /* EMHANDLERC_WITH_PATM */
112
113	#ifdef EMHANDLERC_WITH_PATM
114	/*
115	* Memory mapped I/O access - attempt to patch the instruction
116	*/
117	case VINF_PATM_HC_MMIO_PATCH_READ:
118	rc = PATMR3InstallPatch(pVM, SELMToFlat(pVM, DISSELREG_CS, CPUMCTX2CORE(pCtx), pCtx->eip),
119	PATMFL_MMIO_ACCESS
120	\| (CPUMGetGuestCodeBits(pVCpu) == 32 ? PATMFL_CODE32 : 0));
121	if (RT_FAILURE(rc))
122	rc = emR3ExecuteInstruction(pVM, pVCpu, "MMIO");
123	break;
124
125	case VINF_PATM_HC_MMIO_PATCH_WRITE:
126	AssertFailed(); /* not yet implemented. */
127	rc = emR3ExecuteInstruction(pVM, pVCpu, "MMIO");
128	break;
129	#endif /* EMHANDLERC_WITH_PATM */
130
131	/*
132	* Conflict or out of page tables.
133	*
134	* VM_FF_PGM_SYNC_CR3 is set by the hypervisor and all we need to
135	* do here is to execute the pending forced actions.
136	*/
137	case VINF_PGM_SYNC_CR3:
138	AssertMsg(VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL),
139	("VINF_PGM_SYNC_CR3 and no VMCPU_FF_PGM_SYNC_CR3*!\n"));
140	rc = VINF_SUCCESS;
141	break;
142
143	/*
144	* PGM pool flush pending (guest SMP only).
145	*/
146	/** @todo jumping back and forth between ring 0 and 3 can burn a lot of cycles
147	* if the EMT thread that's supposed to handle the flush is currently not active
148	* (e.g. waiting to be scheduled) -> fix this properly!
149	*
150	* bird: Since the clearing is global and done via a rendezvous any CPU can do
151	* it. They would have to choose who to call VMMR3EmtRendezvous and send
152	* the rest to VMMR3EmtRendezvousFF ... Hmm ... that's not going to work
153	* all that well since the latter will race the setup done by the
154	* first. Guess that means we need some new magic in that area for
155	* handling this case. :/
156	*/
157	case VINF_PGM_POOL_FLUSH_PENDING:
158	rc = VINF_SUCCESS;
159	break;
160
161	/*
162	* Paging mode change.
163	*/
164	case VINF_PGM_CHANGE_MODE:
165	rc = PGMChangeMode(pVCpu, pCtx->cr0, pCtx->cr4, pCtx->msrEFER);
166	if (rc == VINF_SUCCESS)
167	rc = VINF_EM_RESCHEDULE;
168	AssertMsg(RT_FAILURE(rc) \|\| (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST), ("%Rrc\n", rc));
169	break;
170
171	#ifdef EMHANDLERC_WITH_PATM
172	/*
173	* CSAM wants to perform a task in ring-3. It has set an FF action flag.
174	*/
175	case VINF_CSAM_PENDING_ACTION:
176	rc = VINF_SUCCESS;
177	break;
178
179	/*
180	* Invoked Interrupt gate - must directly (!) go to the recompiler.
181	*/
182	case VINF_EM_RAW_INTERRUPT_PENDING:
183	case VINF_EM_RAW_RING_SWITCH_INT:
184	Assert(TRPMHasTrap(pVCpu));
185	Assert(!PATMIsPatchGCAddr(pVM, pCtx->eip));
186
187	if (TRPMHasTrap(pVCpu))
188	{
189	/* If the guest gate is marked unpatched, then we will check again if we can patch it. */
190	uint8_t u8Interrupt = TRPMGetTrapNo(pVCpu);
191	if (TRPMR3GetGuestTrapHandler(pVM, u8Interrupt) == TRPM_INVALID_HANDLER)
192	{
193	CSAMR3CheckGates(pVM, u8Interrupt, 1);
194	Log(("emR3RawHandleRC: recheck gate %x -> valid=%d\n", u8Interrupt, TRPMR3GetGuestTrapHandler(pVM, u8Interrupt) != TRPM_INVALID_HANDLER));
195	/* Note: If it was successful, then we could go back to raw mode, but let's keep things simple for now. */
196	}
197	}
198	rc = VINF_EM_RESCHEDULE_REM;
199	break;
200
201	/*
202	* Other ring switch types.
203	*/
204	case VINF_EM_RAW_RING_SWITCH:
205	rc = emR3RawRingSwitch(pVM, pVCpu);
206	break;
207	#endif /* EMHANDLERC_WITH_PATM */
208
209	/*
210	* I/O Port access - emulate the instruction.
211	*/
212	case VINF_IOM_R3_IOPORT_READ:
213	case VINF_IOM_R3_IOPORT_WRITE:
214	rc = emR3ExecuteIOInstruction(pVM, pVCpu);
215	break;
216
217	/*
218	* Memory mapped I/O access - emulate the instruction.
219	*/
220	case VINF_IOM_R3_MMIO_READ:
221	case VINF_IOM_R3_MMIO_WRITE:
222	case VINF_IOM_R3_MMIO_READ_WRITE:
223	rc = emR3ExecuteInstruction(pVM, pVCpu, "MMIO");
224	break;
225
226	/*
227	* Machine specific register access - emulate the instruction.
228	*/
229	case VINF_CPUM_R3_MSR_READ:
230	case VINF_CPUM_R3_MSR_WRITE:
231	rc = emR3ExecuteInstruction(pVM, pVCpu, "MSR");
232	break;
233
234	#ifdef EMHANDLERC_WITH_HM
235	/*
236	* (MM)IO intensive code block detected; fall back to the recompiler for better performance
237	*/
238	case VINF_EM_RAW_EMULATE_IO_BLOCK:
239	rc = HMR3EmulateIoBlock(pVM, pCtx);
240	break;
241
242	case VINF_EM_HM_PATCH_TPR_INSTR:
243	rc = HMR3PatchTprInstr(pVM, pVCpu, pCtx);
244	break;
245	#endif
246
247	#ifdef EMHANDLERC_WITH_PATM
248	/*
249	* Execute instruction.
250	*/
251	case VINF_EM_RAW_EMULATE_INSTR_LDT_FAULT:
252	rc = emR3ExecuteInstruction(pVM, pVCpu, "LDT FAULT: ");
253	break;
254	case VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT:
255	rc = emR3ExecuteInstruction(pVM, pVCpu, "GDT FAULT: ");
256	break;
257	case VINF_EM_RAW_EMULATE_INSTR_IDT_FAULT:
258	rc = emR3ExecuteInstruction(pVM, pVCpu, "IDT FAULT: ");
259	break;
260	case VINF_EM_RAW_EMULATE_INSTR_TSS_FAULT:
261	rc = emR3ExecuteInstruction(pVM, pVCpu, "TSS FAULT: ");
262	break;
263	#endif
264
265	#ifdef EMHANDLERC_WITH_PATM
266	case VINF_PATM_PENDING_IRQ_AFTER_IRET:
267	rc = emR3ExecuteInstruction(pVM, pVCpu, "EMUL: ", VINF_PATM_PENDING_IRQ_AFTER_IRET);
268	break;
269
270	case VINF_PATCH_EMULATE_INSTR:
271	#else
272	case VINF_EM_RAW_GUEST_TRAP:
273	#endif
274	case VINF_EM_RAW_EMULATE_INSTR:
275	rc = emR3ExecuteInstruction(pVM, pVCpu, "EMUL: ");
276	break;
277
278	case VINF_EM_RAW_INJECT_TRPM_EVENT:
279	rc = VBOXSTRICTRC_VAL(IEMInjectTrpmEvent(pVCpu));
280	/* The following condition should be removed when IEM_IMPLEMENTS_TASKSWITCH becomes true. */
281	if (rc == VERR_IEM_ASPECT_NOT_IMPLEMENTED)
282	rc = emR3ExecuteInstruction(pVM, pVCpu, "EVENT: ");
283	break;
284
285
286	#ifdef EMHANDLERC_WITH_PATM
287	/*
288	* Stale selector and iret traps => REM.
289	*/
290	case VINF_EM_RAW_STALE_SELECTOR:
291	case VINF_EM_RAW_IRET_TRAP:
292	/* We will not go to the recompiler if EIP points to patch code. */
293	if (PATMIsPatchGCAddr(pVM, pCtx->eip))
294	{
295	pCtx->eip = PATMR3PatchToGCPtr(pVM, (RTGCPTR)pCtx->eip, 0);
296	}
297	LogFlow(("emR3RawHandleRC: %Rrc -> %Rrc\n", rc, VINF_EM_RESCHEDULE_REM));
298	rc = VINF_EM_RESCHEDULE_REM;
299	break;
300
301	/*
302	* Conflict in GDT, resync and continue.
303	*/
304	case VINF_SELM_SYNC_GDT:
305	AssertMsg(VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT \| VMCPU_FF_SELM_SYNC_TSS),
306	("VINF_SELM_SYNC_GDT without VMCPU_FF_SELM_SYNC_GDT/LDT/TSS!\n"));
307	rc = VINF_SUCCESS;
308	break;
309	#endif
310
311	/*
312	* Up a level.
313	*/
314	case VINF_EM_TERMINATE:
315	case VINF_EM_OFF:
316	case VINF_EM_RESET:
317	case VINF_EM_SUSPEND:
318	case VINF_EM_HALT:
319	case VINF_EM_RESUME:
320	case VINF_EM_NO_MEMORY:
321	case VINF_EM_RESCHEDULE:
322	case VINF_EM_RESCHEDULE_REM:
323	case VINF_EM_WAIT_SIPI:
324	break;
325
326	/*
327	* Up a level and invoke the debugger.
328	*/
329	case VINF_EM_DBG_STEPPED:
330	case VINF_EM_DBG_BREAKPOINT:
331	case VINF_EM_DBG_STEP:
332	case VINF_EM_DBG_HYPER_BREAKPOINT:
333	case VINF_EM_DBG_HYPER_STEPPED:
334	case VINF_EM_DBG_HYPER_ASSERTION:
335	case VINF_EM_DBG_STOP:
336	break;
337
338	/*
339	* Up a level, dump and debug.
340	*/
341	case VERR_TRPM_DONT_PANIC:
342	case VERR_TRPM_PANIC:
343	case VERR_VMM_RING0_ASSERTION:
344	case VINF_EM_TRIPLE_FAULT:
345	case VERR_VMM_HYPER_CR3_MISMATCH:
346	case VERR_VMM_RING3_CALL_DISABLED:
347	case VERR_IEM_INSTR_NOT_IMPLEMENTED:
348	case VERR_IEM_ASPECT_NOT_IMPLEMENTED:
349	break;
350
351	#ifdef EMHANDLERC_WITH_HM
352	/*
353	* Up a level, after Hm have done some release logging.
354	*/
355	case VERR_VMX_INVALID_VMCS_FIELD:
356	case VERR_VMX_INVALID_VMCS_PTR:
357	case VERR_VMX_INVALID_VMXON_PTR:
358	case VERR_VMX_UNEXPECTED_INTERRUPTION_EXIT_TYPE:
359	case VERR_VMX_UNEXPECTED_EXCEPTION:
360	case VERR_VMX_UNEXPECTED_EXIT:
361	case VERR_VMX_INVALID_GUEST_STATE:
362	case VERR_VMX_UNABLE_TO_START_VM:
363	case VERR_SVM_UNKNOWN_EXIT:
364	case VERR_SVM_UNEXPECTED_EXIT:
365	case VERR_SVM_UNEXPECTED_PATCH_TYPE:
366	case VERR_SVM_UNEXPECTED_XCPT_EXIT:
367	HMR3CheckError(pVM, rc);
368	break;
369
370	/* Up a level; fatal */
371	case VERR_VMX_IN_VMX_ROOT_MODE:
372	case VERR_SVM_IN_USE:
373	case VERR_SVM_UNABLE_TO_START_VM:
374	break;
375	#endif
376
377	/*
378	* Anything which is not known to us means an internal error
379	* and the termination of the VM!
380	*/
381	default:
382	AssertMsgFailed(("Unknown GC return code: %Rra\n", rc));
383	break;
384	}
385	return rc;
386	}
387
388	#endif
389

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/include/EMHandleRCTmpl.h@ 57446

Download in other formats: