VirtualBox

source: vbox/trunk/src/VBox/VMM/include/CPUMInternal.mac@ 67042

Last change on this file since 67042 was 66667, checked in by vboxsync, 8 years ago

VMM: Nested Hw.virt: Added an fInterceptEvents SVM field in cpumctx.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 30.0 KB
Line 
1; $Id: CPUMInternal.mac 66667 2017-04-25 05:14:36Z vboxsync $
2;; @file
3; CPUM - Internal header file (asm).
4;
5
6;
7; Copyright (C) 2006-2016 Oracle Corporation
8;
9; This file is part of VirtualBox Open Source Edition (OSE), as
10; available from http://www.virtualbox.org. This file is free software;
11; you can redistribute it and/or modify it under the terms of the GNU
12; General Public License (GPL) as published by the Free Software
13; Foundation, in version 2 as it comes in the "COPYING" file of the
14; VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15; hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16;
17
18%include "VBox/asmdefs.mac"
19%include "VBox/vmm/cpum.mac"
20
21;; Check sanity.
22%ifdef VBOX_WITH_KERNEL_USING_XMM
23 %ifndef IN_RING0
24 %error "What? We've got code assuming VBOX_WITH_KERNEL_USING_XMM is only defined in ring-0!"
25 %endif
26%endif
27
28;; For numeric expressions
29%ifdef RT_ARCH_AMD64
30 %define CPUM_IS_AMD64 1
31%else
32 %define CPUM_IS_AMD64 0
33%endif
34
35
36;;
37; CPU info
38struc CPUMINFO
39 .cMsrRanges resd 1 ; uint32_t
40 .fMsrMask resd 1 ; uint32_t
41 .fMxCsrMask resd 1 ; uint32_t
42 .cCpuIdLeaves resd 1 ; uint32_t
43 .iFirstExtCpuIdLeaf resd 1 ; uint32_t
44 .enmUnknownCpuIdMethod resd 1 ; CPUMUNKNOWNCPUID
45 .DefCpuId resb CPUMCPUID_size ; CPUMCPUID
46 .uScalableBusFreq resq 1 ; uint64_t
47 .paMsrRangesR0 RTR0PTR_RES 1 ; R0PTRTYPE(PCPUMMSRRANGE)
48 .paCpuIdLeavesR0 RTR0PTR_RES 1 ; R0PTRTYPE(PCPUMCPUIDLEAF)
49 .paMsrRangesR3 RTR3PTR_RES 1 ; R3PTRTYPE(PCPUMMSRRANGE)
50 .paCpuIdLeavesR3 RTR3PTR_RES 1 ; R3PTRTYPE(PCPUMCPUIDLEAF)
51 .paMsrRangesRC RTRCPTR_RES 1 ; RCPTRTYPE(PCPUMMSRRANGE)
52 .paCpuIdLeavesRC RTRCPTR_RES 1 ; RCPTRTYPE(PCPUMCPUIDLEAF)
53endstruc
54
55
56%define CPUM_USED_FPU_HOST RT_BIT(0)
57%define CPUM_USED_FPU_GUEST RT_BIT(10)
58%define CPUM_USED_FPU_SINCE_REM RT_BIT(1)
59%define CPUM_USED_MANUAL_XMM_RESTORE RT_BIT(2)
60%define CPUM_USE_SYSENTER RT_BIT(3)
61%define CPUM_USE_SYSCALL RT_BIT(4)
62%define CPUM_USE_DEBUG_REGS_HOST RT_BIT(5)
63%define CPUM_USED_DEBUG_REGS_HOST RT_BIT(6)
64%define CPUM_USE_DEBUG_REGS_HYPER RT_BIT(7)
65%define CPUM_USED_DEBUG_REGS_HYPER RT_BIT(8)
66%define CPUM_USED_DEBUG_REGS_GUEST RT_BIT(9)
67%define CPUM_SYNC_FPU_STATE RT_BIT(16)
68%define CPUM_SYNC_DEBUG_REGS_GUEST RT_BIT(17)
69%define CPUM_SYNC_DEBUG_REGS_HYPER RT_BIT(18)
70%define CPUM_USE_FFXSR_LEAKY RT_BIT(19)
71%define CPUM_USE_SUPPORTS_LONGMODE RT_BIT(20)
72
73%define CPUM_HANDLER_DS 1
74%define CPUM_HANDLER_ES 2
75%define CPUM_HANDLER_FS 3
76%define CPUM_HANDLER_GS 4
77%define CPUM_HANDLER_IRET 5
78%define CPUM_HANDLER_TYPEMASK 0ffh
79%define CPUM_HANDLER_CTXCORE_IN_EBP RT_BIT(31)
80
81
82struc CPUM
83 ;...
84 .offCPUMCPU0 resd 1
85 .fHostUseFlags resd 1
86
87 ; CR4 masks
88 .CR4.AndMask resd 1
89 .CR4.OrMask resd 1
90 ; entered rawmode?
91 .u8PortableCpuIdLevel resb 1
92 .fPendingRestore resb 1
93
94 alignb 8
95 .fXStateGuestMask resq 1
96 .fXStateHostMask resq 1
97
98 alignb 64
99 .HostFeatures resb 32
100 .GuestFeatures resb 32
101 .GuestInfo resb RTHCPTR_CB*4 + RTRCPTR_CB*2 + 4*12
102
103 ; Patch manager saved state compatability CPUID leaf arrays
104 .aGuestCpuIdPatmStd resb 16*6
105 .aGuestCpuIdPatmExt resb 16*10
106 .aGuestCpuIdPatmCentaur resb 16*4
107
108 alignb 8
109 .cMsrWrites resq 1
110 .cMsrWritesToIgnoredBits resq 1
111 .cMsrWritesRaiseGp resq 1
112 .cMsrWritesUnknown resq 1
113 .cMsrReads resq 1
114 .cMsrReadsRaiseGp resq 1
115 .cMsrReadsUnknown resq 1
116endstruc
117
118struc CPUMCPU
119 ;
120 ; Guest context state
121 ; (Identical to the .Hyper chunk below.)
122 ;
123 .Guest resq 0
124 .Guest.eax resq 1
125 .Guest.ecx resq 1
126 .Guest.edx resq 1
127 .Guest.ebx resq 1
128 .Guest.esp resq 1
129 .Guest.ebp resq 1
130 .Guest.esi resq 1
131 .Guest.edi resq 1
132 .Guest.r8 resq 1
133 .Guest.r9 resq 1
134 .Guest.r10 resq 1
135 .Guest.r11 resq 1
136 .Guest.r12 resq 1
137 .Guest.r13 resq 1
138 .Guest.r14 resq 1
139 .Guest.r15 resq 1
140 .Guest.es.Sel resw 1
141 .Guest.es.PaddingSel resw 1
142 .Guest.es.ValidSel resw 1
143 .Guest.es.fFlags resw 1
144 .Guest.es.u64Base resq 1
145 .Guest.es.u32Limit resd 1
146 .Guest.es.Attr resd 1
147 .Guest.cs.Sel resw 1
148 .Guest.cs.PaddingSel resw 1
149 .Guest.cs.ValidSel resw 1
150 .Guest.cs.fFlags resw 1
151 .Guest.cs.u64Base resq 1
152 .Guest.cs.u32Limit resd 1
153 .Guest.cs.Attr resd 1
154 .Guest.ss.Sel resw 1
155 .Guest.ss.PaddingSel resw 1
156 .Guest.ss.ValidSel resw 1
157 .Guest.ss.fFlags resw 1
158 .Guest.ss.u64Base resq 1
159 .Guest.ss.u32Limit resd 1
160 .Guest.ss.Attr resd 1
161 .Guest.ds.Sel resw 1
162 .Guest.ds.PaddingSel resw 1
163 .Guest.ds.ValidSel resw 1
164 .Guest.ds.fFlags resw 1
165 .Guest.ds.u64Base resq 1
166 .Guest.ds.u32Limit resd 1
167 .Guest.ds.Attr resd 1
168 .Guest.fs.Sel resw 1
169 .Guest.fs.PaddingSel resw 1
170 .Guest.fs.ValidSel resw 1
171 .Guest.fs.fFlags resw 1
172 .Guest.fs.u64Base resq 1
173 .Guest.fs.u32Limit resd 1
174 .Guest.fs.Attr resd 1
175 .Guest.gs.Sel resw 1
176 .Guest.gs.PaddingSel resw 1
177 .Guest.gs.ValidSel resw 1
178 .Guest.gs.fFlags resw 1
179 .Guest.gs.u64Base resq 1
180 .Guest.gs.u32Limit resd 1
181 .Guest.gs.Attr resd 1
182 .Guest.eip resq 1
183 .Guest.eflags resq 1
184 .Guest.cr0 resq 1
185 .Guest.cr2 resq 1
186 .Guest.cr3 resq 1
187 .Guest.cr4 resq 1
188 .Guest.dr resq 8
189 .Guest.gdtrPadding resw 3
190 .Guest.gdtr resw 0
191 .Guest.gdtr.cbGdt resw 1
192 .Guest.gdtr.pGdt resq 1
193 .Guest.idtrPadding resw 3
194 .Guest.idtr resw 0
195 .Guest.idtr.cbIdt resw 1
196 .Guest.idtr.pIdt resq 1
197 .Guest.ldtr.Sel resw 1
198 .Guest.ldtr.PaddingSel resw 1
199 .Guest.ldtr.ValidSel resw 1
200 .Guest.ldtr.fFlags resw 1
201 .Guest.ldtr.u64Base resq 1
202 .Guest.ldtr.u32Limit resd 1
203 .Guest.ldtr.Attr resd 1
204 .Guest.tr.Sel resw 1
205 .Guest.tr.PaddingSel resw 1
206 .Guest.tr.ValidSel resw 1
207 .Guest.tr.fFlags resw 1
208 .Guest.tr.u64Base resq 1
209 .Guest.tr.u32Limit resd 1
210 .Guest.tr.Attr resd 1
211 .Guest.SysEnter.cs resb 8
212 .Guest.SysEnter.eip resb 8
213 .Guest.SysEnter.esp resb 8
214 .Guest.msrEFER resb 8
215 .Guest.msrSTAR resb 8
216 .Guest.msrPAT resb 8
217 .Guest.msrLSTAR resb 8
218 .Guest.msrCSTAR resb 8
219 .Guest.msrSFMASK resb 8
220 .Guest.msrKERNELGSBASE resb 8
221 .Guest.uMsrPadding0 resb 8
222 .Guest.aXcr resq 2
223 .Guest.fXStateMask resq 1
224 .Guest.pXStateR0 RTR0PTR_RES 1
225 .Guest.pXStateR3 RTR3PTR_RES 1
226 .Guest.pXStateRC RTRCPTR_RES 1
227 .Guest.aoffXState resw 64
228%if HC_ARCH_BITS == 64
229 .Guest.abPadding resb 4
230%else
231 .Guest.abPadding resb 12
232%endif
233 .Guest.hwvirt.svm.uMsrHSavePa resq 1
234 .Guest.hwvirt.svm.GCPhysVmcb resq 1
235 .Guest.hwvirt.svm.VmcbCtrl resb 256
236 .Guest.hwvirt.svm.HostState resb 184
237 .Guest.hwvirt.svm.fGif resb 1
238 .Guest.hwvirt.svm.cPauseFilter resw 1
239 .Guest.hwvirt.svm.cPauseFilterThreshold resw 1
240 .Guest.hwvirt.svm.fInterceptEvents resb 1
241 .Guest.hwvirt.svm.abPadding0 resb 2
242 .Guest.hwvirt.svm.pvMsrBitmapR0 RTR0PTR_RES 1
243 .Guest.hwvirt.svm.pvMsrBitmapR3 RTR3PTR_RES 1
244 .Guest.hwvirt.svm.pvIoBitmapR0 RTR0PTR_RES 1
245 .Guest.hwvirt.svm.pvIoBitmapR3 RTR3PTR_RES 1
246%if HC_ARCH_BITS == 32
247 .Guest.hwvirt.svm.abPadding1 resb 16
248%endif
249 .Guest.hwvirt.fLocalForcedActions resd 1
250 alignb 64
251
252 .GuestMsrs resq 0
253 .GuestMsrs.au64 resq 64
254
255 ;
256 ; Other stuff.
257 ;
258 .fUseFlags resd 1
259 .fChanged resd 1
260 .offCPUM resd 1
261 .u32RetCode resd 1
262
263%ifdef VBOX_WITH_VMMR0_DISABLE_LAPIC_NMI
264 .pvApicBase RTR0PTR_RES 1
265 .fApicDisVectors resd 1
266 .fX2Apic resb 1
267%else
268 .abPadding3 resb (RTR0PTR_CB + 4 + 1)
269%endif
270
271 .fRawEntered resb 1
272 .fRemEntered resb 1
273 .fCpuIdApicFeatureVisible resb 1
274
275 .abPadding2 resb (64 - 16 - RTR0PTR_CB - 4 - 1 - 3)
276
277 ;
278 ; Host context state
279 ;
280 alignb 64
281 .Host resb 0
282%if HC_ARCH_BITS == 64
283 ;.Host.rax resq 1 - scratch
284 .Host.rbx resq 1
285 ;.Host.rcx resq 1 - scratch
286 ;.Host.rdx resq 1 - scratch
287 .Host.rdi resq 1
288 .Host.rsi resq 1
289 .Host.rbp resq 1
290 .Host.rsp resq 1
291 ;.Host.r8 resq 1 - scratch
292 ;.Host.r9 resq 1 - scratch
293 .Host.r10 resq 1
294 .Host.r11 resq 1
295 .Host.r12 resq 1
296 .Host.r13 resq 1
297 .Host.r14 resq 1
298 .Host.r15 resq 1
299 ;.Host.rip resd 1 - scratch
300 .Host.rflags resq 1
301%endif
302%if HC_ARCH_BITS == 32
303 ;.Host.eax resd 1 - scratch
304 .Host.ebx resd 1
305 ;.Host.edx resd 1 - scratch
306 ;.Host.ecx resd 1 - scratch
307 .Host.edi resd 1
308 .Host.esi resd 1
309 .Host.ebp resd 1
310 .Host.eflags resd 1
311 ;.Host.eip resd 1 - scratch
312 ; lss pair!
313 .Host.esp resd 1
314%endif
315 .Host.ss resw 1
316 .Host.ssPadding resw 1
317 .Host.gs resw 1
318 .Host.gsPadding resw 1
319 .Host.fs resw 1
320 .Host.fsPadding resw 1
321 .Host.es resw 1
322 .Host.esPadding resw 1
323 .Host.ds resw 1
324 .Host.dsPadding resw 1
325 .Host.cs resw 1
326 .Host.csPadding resw 1
327
328%if HC_ARCH_BITS == 32
329 .Host.cr0 resd 1
330 ;.Host.cr2 resd 1 - scratch
331 .Host.cr3 resd 1
332 .Host.cr4 resd 1
333 .Host.cr0Fpu resd 1
334
335 .Host.dr0 resd 1
336 .Host.dr1 resd 1
337 .Host.dr2 resd 1
338 .Host.dr3 resd 1
339 .Host.dr6 resd 1
340 .Host.dr7 resd 1
341
342 .Host.gdtr resb 6 ; GDT limit + linear address
343 .Host.gdtrPadding resw 1
344 .Host.idtr resb 6 ; IDT limit + linear address
345 .Host.idtrPadding resw 1
346 .Host.ldtr resw 1
347 .Host.ldtrPadding resw 1
348 .Host.tr resw 1
349 .Host.trPadding resw 1
350
351 alignb 8
352 .Host.SysEnter.cs resq 1
353 .Host.SysEnter.eip resq 1
354 .Host.SysEnter.esp resq 1
355 .Host.efer resq 1
356 .Host.auPadding resb (20)
357
358%else ; 64-bit
359
360 .Host.cr0Fpu:
361 .Host.cr0 resq 1
362 ;.Host.cr2 resq 1 - scratch
363 .Host.cr3 resq 1
364 .Host.cr4 resq 1
365 .Host.cr8 resq 1
366
367 .Host.dr0 resq 1
368 .Host.dr1 resq 1
369 .Host.dr2 resq 1
370 .Host.dr3 resq 1
371 .Host.dr6 resq 1
372 .Host.dr7 resq 1
373
374 .Host.gdtr resb 10 ; GDT limit + linear address
375 .Host.gdtrPadding resw 1
376 .Host.idtr resb 10 ; IDT limit + linear address
377 .Host.idtrPadding resw 1
378 .Host.ldtr resw 1
379 .Host.ldtrPadding resw 1
380 .Host.tr resw 1
381 .Host.trPadding resw 1
382
383 .Host.SysEnter.cs resq 1
384 .Host.SysEnter.eip resq 1
385 .Host.SysEnter.esp resq 1
386 .Host.FSbase resq 1
387 .Host.GSbase resq 1
388 .Host.efer resq 1
389 .Host.auPadding resb 4
390%endif ; 64-bit
391 .Host.pXStateRC RTRCPTR_RES 1
392 alignb RTR0PTR_CB
393 .Host.pXStateR0 RTR0PTR_RES 1
394 .Host.pXStateR3 RTR3PTR_RES 1
395 alignb 8
396 .Host.xcr0 resq 1
397 .Host.fXStateMask resq 1
398
399 ;
400 ; Hypervisor Context (same as .Guest above).
401 ;
402 alignb 64
403 .Hyper resq 0
404 .Hyper.eax resq 1
405 .Hyper.ecx resq 1
406 .Hyper.edx resq 1
407 .Hyper.ebx resq 1
408 .Hyper.esp resq 1
409 .Hyper.ebp resq 1
410 .Hyper.esi resq 1
411 .Hyper.edi resq 1
412 .Hyper.r8 resq 1
413 .Hyper.r9 resq 1
414 .Hyper.r10 resq 1
415 .Hyper.r11 resq 1
416 .Hyper.r12 resq 1
417 .Hyper.r13 resq 1
418 .Hyper.r14 resq 1
419 .Hyper.r15 resq 1
420 .Hyper.es.Sel resw 1
421 .Hyper.es.PaddingSel resw 1
422 .Hyper.es.ValidSel resw 1
423 .Hyper.es.fFlags resw 1
424 .Hyper.es.u64Base resq 1
425 .Hyper.es.u32Limit resd 1
426 .Hyper.es.Attr resd 1
427 .Hyper.cs.Sel resw 1
428 .Hyper.cs.PaddingSel resw 1
429 .Hyper.cs.ValidSel resw 1
430 .Hyper.cs.fFlags resw 1
431 .Hyper.cs.u64Base resq 1
432 .Hyper.cs.u32Limit resd 1
433 .Hyper.cs.Attr resd 1
434 .Hyper.ss.Sel resw 1
435 .Hyper.ss.PaddingSel resw 1
436 .Hyper.ss.ValidSel resw 1
437 .Hyper.ss.fFlags resw 1
438 .Hyper.ss.u64Base resq 1
439 .Hyper.ss.u32Limit resd 1
440 .Hyper.ss.Attr resd 1
441 .Hyper.ds.Sel resw 1
442 .Hyper.ds.PaddingSel resw 1
443 .Hyper.ds.ValidSel resw 1
444 .Hyper.ds.fFlags resw 1
445 .Hyper.ds.u64Base resq 1
446 .Hyper.ds.u32Limit resd 1
447 .Hyper.ds.Attr resd 1
448 .Hyper.fs.Sel resw 1
449 .Hyper.fs.PaddingSel resw 1
450 .Hyper.fs.ValidSel resw 1
451 .Hyper.fs.fFlags resw 1
452 .Hyper.fs.u64Base resq 1
453 .Hyper.fs.u32Limit resd 1
454 .Hyper.fs.Attr resd 1
455 .Hyper.gs.Sel resw 1
456 .Hyper.gs.PaddingSel resw 1
457 .Hyper.gs.ValidSel resw 1
458 .Hyper.gs.fFlags resw 1
459 .Hyper.gs.u64Base resq 1
460 .Hyper.gs.u32Limit resd 1
461 .Hyper.gs.Attr resd 1
462 .Hyper.eip resq 1
463 .Hyper.eflags resq 1
464 .Hyper.cr0 resq 1
465 .Hyper.cr2 resq 1
466 .Hyper.cr3 resq 1
467 .Hyper.cr4 resq 1
468 .Hyper.dr resq 8
469 .Hyper.gdtrPadding resw 3
470 .Hyper.gdtr resw 0
471 .Hyper.gdtr.cbGdt resw 1
472 .Hyper.gdtr.pGdt resq 1
473 .Hyper.idtrPadding resw 3
474 .Hyper.idtr resw 0
475 .Hyper.idtr.cbIdt resw 1
476 .Hyper.idtr.pIdt resq 1
477 .Hyper.ldtr.Sel resw 1
478 .Hyper.ldtr.PaddingSel resw 1
479 .Hyper.ldtr.ValidSel resw 1
480 .Hyper.ldtr.fFlags resw 1
481 .Hyper.ldtr.u64Base resq 1
482 .Hyper.ldtr.u32Limit resd 1
483 .Hyper.ldtr.Attr resd 1
484 .Hyper.tr.Sel resw 1
485 .Hyper.tr.PaddingSel resw 1
486 .Hyper.tr.ValidSel resw 1
487 .Hyper.tr.fFlags resw 1
488 .Hyper.tr.u64Base resq 1
489 .Hyper.tr.u32Limit resd 1
490 .Hyper.tr.Attr resd 1
491 .Hyper.SysEnter.cs resb 8
492 .Hyper.SysEnter.eip resb 8
493 .Hyper.SysEnter.esp resb 8
494 .Hyper.msrEFER resb 8
495 .Hyper.msrSTAR resb 8
496 .Hyper.msrPAT resb 8
497 .Hyper.msrLSTAR resb 8
498 .Hyper.msrCSTAR resb 8
499 .Hyper.msrSFMASK resb 8
500 .Hyper.msrKERNELGSBASE resb 8
501 .Hyper.uMsrPadding0 resb 8
502 .Hyper.aXcr resq 2
503 .Hyper.fXStateMask resq 1
504 .Hyper.pXStateR0 RTR0PTR_RES 1
505 .Hyper.pXStateR3 RTR3PTR_RES 1
506 .Hyper.pXStateRC RTRCPTR_RES 1
507 .Hyper.aoffXState resw 64
508%if HC_ARCH_BITS == 64
509 .Hyper.abPadding resb 4
510%else
511 .Hyper.abPadding resb 12
512%endif
513 .Hyper.hwvirt.svm.uMsrHSavePa resq 1
514 .Hyper.hwvirt.svm.GCPhysVmcb resq 1
515 .Hyper.hwvirt.svm.VmcbCtrl resb 256
516 .Hyper.hwvirt.svm.HostState resb 184
517 .Hyper.hwvirt.svm.fGif resb 1
518 .Hyper.hwvirt.svm.cPauseFilter resw 1
519 .Hyper.hwvirt.svm.cPauseFilterThreshold resw 1
520 .Hyper.hwvirt.svm.fInterceptEvents resb 1
521 .Hyper.hwvirt.svm.abPadding0 resb 2
522 .Hyper.hwvirt.svm.pvMsrBitmapR0 RTR0PTR_RES 1
523 .Hyper.hwvirt.svm.pvMsrBitmapR3 RTR3PTR_RES 1
524 .Hyper.hwvirt.svm.pvIoBitmapR0 RTR0PTR_RES 1
525 .Hyper.hwvirt.svm.pvIoBitmapR3 RTR3PTR_RES 1
526%if HC_ARCH_BITS == 32
527 .Hyper.hwvirt.svm.abPadding1 resb 16
528%endif
529 .Hyper.hwvirt.fLocalForcedActions resd 1
530 alignb 64
531
532%ifdef VBOX_WITH_CRASHDUMP_MAGIC
533 .aMagic resb 56
534 .uMagic resq 1
535%endif
536endstruc
537
538
539;;
540; Converts the CPUM pointer to CPUMCPU
541; @param %1 register name
542%macro CPUMCPU_FROM_CPUM 1
543 add %1, dword [%1 + CPUM.offCPUMCPU0]
544%endmacro
545
546;;
547; Converts the CPUM pointer to CPUMCPU
548; @param %1 register name (CPUM)
549; @param %2 register name (CPUMCPU offset)
550%macro CPUMCPU_FROM_CPUM_WITH_OFFSET 2
551 add %1, %2
552%endmacro
553
554;;
555; Converts the CPUMCPU pointer to CPUM
556; @param %1 register name
557%macro CPUM_FROM_CPUMCPU 1
558 sub %1, dword [%1 + CPUMCPU.offCPUM]
559%endmacro
560
561;;
562; Converts the CPUMCPU pointer to CPUM
563; @param %1 register name (CPUM)
564; @param %2 register name (CPUMCPU offset)
565%macro CPUM_FROM_CPUMCPU_WITH_OFFSET 2
566 sub %1, %2
567%endmacro
568
569
570
571%if 0 ; Currently not used anywhere.
572;;
573; Macro for FXSAVE/FXRSTOR leaky behaviour on AMD CPUs, see cpumR3CheckLeakyFpu().
574;
575; Cleans the FPU state, if necessary, before restoring the FPU.
576;
577; This macro ASSUMES CR0.TS is not set!
578;
579; @param xDX Pointer to CPUMCPU.
580; @uses xAX, EFLAGS
581;
582; Changes here should also be reflected in CPUMRCA.asm's copy!
583;
584%macro CLEANFPU 0
585 test dword [xDX + CPUMCPU.fUseFlags], CPUM_USE_FFXSR_LEAKY
586 jz .nothing_to_clean
587
588 xor eax, eax
589 fnstsw ax ; FSW -> AX.
590 test eax, RT_BIT(7) ; If FSW.ES (bit 7) is set, clear it to not cause FPU exceptions
591 ; while clearing & loading the FPU bits in 'clean_fpu' below.
592 jz .clean_fpu
593 fnclex
594
595.clean_fpu:
596 ffree st7 ; Clear FPU stack register(7)'s tag entry to prevent overflow if a wraparound occurs.
597 ; for the upcoming push (load)
598 fild dword [g_r32_Zero xWrtRIP] ; Explicit FPU load to overwrite FIP, FOP, FDP registers in the FPU.
599.nothing_to_clean:
600%endmacro
601%endif ; Unused.
602
603
604;;
605; Makes sure we don't trap (#NM) accessing the FPU.
606;
607; In ring-0 this is a bit of work since we may have try convince the host kernel
608; to do the work for us, also, we must report any CR0 changes back to HMR0VMX
609; via the VINF_CPUM_HOST_CR0_MODIFIED status code.
610;
611; If we end up clearing CR0.TS/EM ourselves in ring-0, we'll save the original
612; value in CPUMCPU.Host.cr0Fpu. If we don't, we'll store zero there. (See also
613; CPUMRZ_RESTORE_CR0_IF_TS_OR_EM_SET.)
614;
615; In raw-mode we will always have to clear TS and it will be recalculated
616; elsewhere and thus needs no saving.
617;
618; @param %1 Register to return the return status code in.
619; @param %2 Temporary scratch register.
620; @param %3 Ring-0 only, register pointing to the CPUMCPU structure
621; of the EMT we're on.
622; @uses EFLAGS, CR0, %1, %2
623;
624%macro CPUMRZ_TOUCH_FPU_CLEAR_CR0_FPU_TRAPS_SET_RC 3
625 %ifdef IN_RC
626 ;
627 ; raw-mode - always clear it. We won't be here otherwise.
628 ;
629 mov %2, cr0
630 and %2, ~(X86_CR0_TS | X86_CR0_EM)
631 mov cr0, %2
632
633 %else
634 ;
635 ; ring-0 - slightly complicated.
636 ;
637 xor %1, %1 ; 0 / VINF_SUCCESS. Wishing for no CR0 changes.
638 mov [%3 + CPUMCPU.Host.cr0Fpu], %1
639
640 mov %2, cr0
641 test %2, X86_CR0_TS | X86_CR0_EM ; Make sure its safe to access the FPU state.
642 jz %%no_cr0_change
643
644 %ifdef VMM_R0_TOUCH_FPU
645 ; Touch the state and check that the kernel updated CR0 for us.
646 movdqa xmm0, xmm0
647 mov %2, cr0
648 test %2, X86_CR0_TS | X86_CR0_EM
649 jz %%cr0_changed
650 %endif
651
652 ; Save CR0 and clear them flags ourselves.
653 mov [%3 + CPUMCPU.Host.cr0Fpu], %2
654 and %2, ~(X86_CR0_TS | X86_CR0_EM)
655 mov cr0, %2
656 %endif ; IN_RING0
657
658%%cr0_changed:
659 mov %1, VINF_CPUM_HOST_CR0_MODIFIED
660%%no_cr0_change:
661%endmacro
662
663
664;;
665; Restore CR0 if CR0.TS or CR0.EM were non-zero in the original state.
666;
667; @param %1 The original state to restore (or zero).
668;
669%macro CPUMRZ_RESTORE_CR0_IF_TS_OR_EM_SET 1
670 test %1, X86_CR0_TS | X86_CR0_EM
671 jz %%skip_cr0_restore
672 mov cr0, %1
673%%skip_cr0_restore:
674%endmacro
675
676
677;;
678; Saves the host state.
679;
680; @uses rax, rdx
681; @param pCpumCpu Define for the register containing the CPUMCPU pointer.
682; @param pXState Define for the register containing the extended state pointer.
683;
684%macro CPUMR0_SAVE_HOST 0
685 ;
686 ; Load a couple of registers we'll use later in all branches.
687 ;
688 %ifdef IN_RING0
689 mov pXState, [pCpumCpu + CPUMCPU.Host.pXStateR0]
690 %elifdef IN_RC
691 mov pXState, [pCpumCpu + CPUMCPU.Host.pXStateRC]
692 %else
693 %error "Unsupported context!"
694 %endif
695 mov eax, [pCpumCpu + CPUMCPU.Host.fXStateMask]
696
697 ;
698 ; XSAVE or FXSAVE?
699 ;
700 or eax, eax
701 jz %%host_fxsave
702
703 ; XSAVE
704 mov edx, [pCpumCpu + CPUMCPU.Host.fXStateMask + 4]
705 %ifdef RT_ARCH_AMD64
706 o64 xsave [pXState]
707 %else
708 xsave [pXState]
709 %endif
710 jmp %%host_done
711
712 ; FXSAVE
713%%host_fxsave:
714 %ifdef RT_ARCH_AMD64
715 o64 fxsave [pXState] ; Use explicit REX prefix. See @bugref{6398}.
716 %else
717 fxsave [pXState]
718 %endif
719
720%%host_done:
721%endmacro ; CPUMR0_SAVE_HOST
722
723
724;;
725; Loads the host state.
726;
727; @uses rax, rdx
728; @param pCpumCpu Define for the register containing the CPUMCPU pointer.
729; @param pXState Define for the register containing the extended state pointer.
730;
731%macro CPUMR0_LOAD_HOST 0
732 ;
733 ; Load a couple of registers we'll use later in all branches.
734 ;
735 %ifdef IN_RING0
736 mov pXState, [pCpumCpu + CPUMCPU.Host.pXStateR0]
737 %elifdef IN_RC
738 mov pXState, [pCpumCpu + CPUMCPU.Host.pXStateRC]
739 %else
740 %error "Unsupported context!"
741 %endif
742 mov eax, [pCpumCpu + CPUMCPU.Host.fXStateMask]
743
744 ;
745 ; XRSTOR or FXRSTOR?
746 ;
747 or eax, eax
748 jz %%host_fxrstor
749
750 ; XRSTOR
751 mov edx, [pCpumCpu + CPUMCPU.Host.fXStateMask + 4]
752 %ifdef RT_ARCH_AMD64
753 o64 xrstor [pXState]
754 %else
755 xrstor [pXState]
756 %endif
757 jmp %%host_done
758
759 ; FXRSTOR
760%%host_fxrstor:
761 %ifdef RT_ARCH_AMD64
762 o64 fxrstor [pXState] ; Use explicit REX prefix. See @bugref{6398}.
763 %else
764 fxrstor [pXState]
765 %endif
766
767%%host_done:
768%endmacro ; CPUMR0_LOAD_HOST
769
770
771
772;; Macro for XSAVE/FXSAVE for the guest FPU but tries to figure out whether to
773; save the 32-bit FPU state or 64-bit FPU state.
774;
775; @param %1 Pointer to CPUMCPU.
776; @param %2 Pointer to XState.
777; @param %3 Force AMD64
778; @param %4 The instruction to use (xsave or fxsave)
779; @uses xAX, xDX, EFLAGS, 20h of stack.
780;
781%macro SAVE_32_OR_64_FPU 4
782%if CPUM_IS_AMD64 || %3
783 ; Save the guest FPU (32-bit or 64-bit), preserves existing broken state. See @bugref{7138}.
784 test dword [pCpumCpu + CPUMCPU.fUseFlags], CPUM_USE_SUPPORTS_LONGMODE
785 jnz short %%save_long_mode_guest
786%endif
787 %4 [pXState]
788%if CPUM_IS_AMD64 || %3
789 jmp %%save_done_32bit_cs_ds
790
791%%save_long_mode_guest:
792 o64 %4 [pXState]
793
794 xor edx, edx
795 cmp dword [pXState + X86FXSTATE.FPUCS], 0
796 jne short %%save_done
797
798 sub rsp, 20h ; Only need 1ch bytes but keep stack aligned otherwise we #GP(0).
799 fnstenv [rsp]
800 movzx eax, word [rsp + 10h]
801 mov [pXState + X86FXSTATE.FPUCS], eax
802 movzx eax, word [rsp + 18h]
803 add rsp, 20h
804 mov [pXState + X86FXSTATE.FPUDS], eax
805%endif
806%%save_done_32bit_cs_ds:
807 mov edx, X86_FXSTATE_RSVD_32BIT_MAGIC
808%%save_done:
809 mov dword [pXState + X86_OFF_FXSTATE_RSVD], edx
810%endmacro ; SAVE_32_OR_64_FPU
811
812
813;;
814; Save the guest state.
815;
816; @uses rax, rdx
817; @param pCpumCpu Define for the register containing the CPUMCPU pointer.
818; @param pXState Define for the register containing the extended state pointer.
819;
820%macro CPUMR0_SAVE_GUEST 0
821 ;
822 ; Load a couple of registers we'll use later in all branches.
823 ;
824 %ifdef IN_RING0
825 mov pXState, [pCpumCpu + CPUMCPU.Guest.pXStateR0]
826 %elifdef IN_RC
827 mov pXState, [pCpumCpu + CPUMCPU.Guest.pXStateRC]
828 %else
829 %error "Unsupported context!"
830 %endif
831 mov eax, [pCpumCpu + CPUMCPU.Guest.fXStateMask]
832
833 ;
834 ; XSAVE or FXSAVE?
835 ;
836 or eax, eax
837 jz %%guest_fxsave
838
839 ; XSAVE
840 mov edx, [pCpumCpu + CPUMCPU.Guest.fXStateMask + 4]
841 %ifdef VBOX_WITH_KERNEL_USING_XMM
842 and eax, ~CPUM_VOLATILE_XSAVE_GUEST_COMPONENTS ; Already saved in HMR0A.asm.
843 %endif
844 SAVE_32_OR_64_FPU pCpumCpu, pXState, 0, xsave
845 jmp %%guest_done
846
847 ; FXSAVE
848%%guest_fxsave:
849 SAVE_32_OR_64_FPU pCpumCpu, pXState, 0, fxsave
850
851%%guest_done:
852%endmacro ; CPUMR0_SAVE_GUEST
853
854
855;;
856; Wrapper for selecting 32-bit or 64-bit XRSTOR/FXRSTOR according to what SAVE_32_OR_64_FPU did.
857;
858; @param %1 Pointer to CPUMCPU.
859; @param %2 Pointer to XState.
860; @param %3 Force AMD64.
861; @param %4 The instruction to use (xrstor or fxrstor).
862; @uses xAX, xDX, EFLAGS
863;
864%macro RESTORE_32_OR_64_FPU 4
865%if CPUM_IS_AMD64 || %3
866 ; Restore the guest FPU (32-bit or 64-bit), preserves existing broken state. See @bugref{7138}.
867 test dword [pCpumCpu + CPUMCPU.fUseFlags], CPUM_USE_SUPPORTS_LONGMODE
868 jz %%restore_32bit_fpu
869 cmp dword [pXState + X86_OFF_FXSTATE_RSVD], X86_FXSTATE_RSVD_32BIT_MAGIC
870 jne short %%restore_64bit_fpu
871%%restore_32bit_fpu:
872%endif
873 %4 [pXState]
874%if CPUM_IS_AMD64 || %3
875 ; TODO: Restore XMM8-XMM15!
876 jmp short %%restore_fpu_done
877%%restore_64bit_fpu:
878 o64 %4 [pXState]
879%%restore_fpu_done:
880%endif
881%endmacro ; RESTORE_32_OR_64_FPU
882
883
884;;
885; Loads the guest state.
886;
887; @uses rax, rdx
888; @param pCpumCpu Define for the register containing the CPUMCPU pointer.
889; @param pXState Define for the register containing the extended state pointer.
890;
891%macro CPUMR0_LOAD_GUEST 0
892 ;
893 ; Load a couple of registers we'll use later in all branches.
894 ;
895 %ifdef IN_RING0
896 mov pXState, [pCpumCpu + CPUMCPU.Guest.pXStateR0]
897 %elifdef IN_RC
898 mov pXState, [pCpumCpu + CPUMCPU.Guest.pXStateRC]
899 %else
900 %error "Unsupported context!"
901 %endif
902 mov eax, [pCpumCpu + CPUMCPU.Guest.fXStateMask]
903
904 ;
905 ; XRSTOR or FXRSTOR?
906 ;
907 or eax, eax
908 jz %%guest_fxrstor
909
910 ; XRSTOR
911 mov edx, [pCpumCpu + CPUMCPU.Guest.fXStateMask + 4]
912 %ifdef VBOX_WITH_KERNEL_USING_XMM
913 and eax, ~CPUM_VOLATILE_XSAVE_GUEST_COMPONENTS ; Will be loaded by HMR0A.asm.
914 %endif
915 RESTORE_32_OR_64_FPU pCpumCpu, pXState, 0, xrstor
916 jmp %%guest_done
917
918 ; FXRSTOR
919%%guest_fxrstor:
920 RESTORE_32_OR_64_FPU pCpumCpu, pXState, 0, fxrstor
921
922%%guest_done:
923%endmacro ; CPUMR0_LOAD_GUEST
924
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette