VirtualBox

source: vbox/trunk/src/VBox/VMM/include/CPUMInternal.h@ 55909

Last change on this file since 55909 was 55466, checked in by vboxsync, 10 years ago

CPUM: Need to save and restore the extended state stuff. duh.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 19.2 KB
Line 
1/* $Id: CPUMInternal.h 55466 2015-04-28 00:10:51Z vboxsync $ */
2/** @file
3 * CPUM - Internal header file.
4 */
5
6/*
7 * Copyright (C) 2006-2015 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18#ifndef ___CPUMInternal_h
19#define ___CPUMInternal_h
20
21#ifndef VBOX_FOR_DTRACE_LIB
22# include <VBox/cdefs.h>
23# include <VBox/types.h>
24# include <VBox/vmm/stam.h>
25# include <iprt/x86.h>
26#else
27# pragma D depends_on library x86.d
28# pragma D depends_on library cpumctx.d
29
30/* Some fudging. */
31typedef uint32_t CPUMMICROARCH;
32typedef uint32_t CPUMUNKNOWNCPUID;
33typedef struct CPUMCPUIDLEAF *PCPUMCPUIDLEAF;
34typedef struct CPUMMSRRANGE *PCPUMMSRRANGE;
35typedef uint64_t STAMCOUNTER;
36#endif
37
38
39
40
41/** @defgroup grp_cpum_int Internals
42 * @ingroup grp_cpum
43 * @internal
44 * @{
45 */
46
47/** Flags and types for CPUM fault handlers
48 * @{ */
49/** Type: Load DS */
50#define CPUM_HANDLER_DS 1
51/** Type: Load ES */
52#define CPUM_HANDLER_ES 2
53/** Type: Load FS */
54#define CPUM_HANDLER_FS 3
55/** Type: Load GS */
56#define CPUM_HANDLER_GS 4
57/** Type: IRET */
58#define CPUM_HANDLER_IRET 5
59/** Type mask. */
60#define CPUM_HANDLER_TYPEMASK 0xff
61/** If set EBP points to the CPUMCTXCORE that's being used. */
62#define CPUM_HANDLER_CTXCORE_IN_EBP RT_BIT(31)
63/** @} */
64
65
66/** Use flags (CPUM::fUseFlags).
67 * (Don't forget to sync this with CPUMInternal.mac !)
68 * @{ */
69/** Used the FPU, SSE or such stuff. */
70#define CPUM_USED_FPU RT_BIT(0)
71/** Used the FPU, SSE or such stuff since last we were in REM.
72 * REM syncing is clearing this, lazy FPU is setting it. */
73#define CPUM_USED_FPU_SINCE_REM RT_BIT(1)
74/** The XMM state was manually restored. (AMD only) */
75#define CPUM_USED_MANUAL_XMM_RESTORE RT_BIT(2)
76
77/** Host OS is using SYSENTER and we must NULL the CS. */
78#define CPUM_USE_SYSENTER RT_BIT(3)
79/** Host OS is using SYSENTER and we must NULL the CS. */
80#define CPUM_USE_SYSCALL RT_BIT(4)
81
82/** Debug registers are used by host and that DR7 and DR6 must be saved and
83 * disabled when switching to raw-mode. */
84#define CPUM_USE_DEBUG_REGS_HOST RT_BIT(5)
85/** Records that we've saved the host DRx registers.
86 * In ring-0 this means all (DR0-7), while in raw-mode context this means DR0-3
87 * since DR6 and DR7 are covered by CPUM_USE_DEBUG_REGS_HOST. */
88#define CPUM_USED_DEBUG_REGS_HOST RT_BIT(6)
89/** Set to indicate that we should save host DR0-7 and load the hypervisor debug
90 * registers in the raw-mode world switchers. (See CPUMRecalcHyperDRx.) */
91#define CPUM_USE_DEBUG_REGS_HYPER RT_BIT(7)
92/** Used in ring-0 to indicate that we have loaded the hypervisor debug
93 * registers. */
94#define CPUM_USED_DEBUG_REGS_HYPER RT_BIT(8)
95/** Used in ring-0 to indicate that we have loaded the guest debug
96 * registers (DR0-3 and maybe DR6) for direct use by the guest.
97 * DR7 (and AMD-V DR6) are handled via the VMCB. */
98#define CPUM_USED_DEBUG_REGS_GUEST RT_BIT(9)
99
100
101/** Sync the FPU state on next entry (32->64 switcher only). */
102#define CPUM_SYNC_FPU_STATE RT_BIT(16)
103/** Sync the debug state on next entry (32->64 switcher only). */
104#define CPUM_SYNC_DEBUG_REGS_GUEST RT_BIT(17)
105/** Sync the debug state on next entry (32->64 switcher only).
106 * Almost the same as CPUM_USE_DEBUG_REGS_HYPER in the raw-mode switchers. */
107#define CPUM_SYNC_DEBUG_REGS_HYPER RT_BIT(18)
108/** Host CPU requires fxsave/fxrstor leaky bit handling. */
109#define CPUM_USE_FFXSR_LEAKY RT_BIT(19)
110/** Set if the VM supports long-mode. */
111#define CPUM_USE_SUPPORTS_LONGMODE RT_BIT(20)
112/** @} */
113
114/* Sanity check. */
115#ifndef VBOX_FOR_DTRACE_LIB
116#if defined(VBOX_WITH_HYBRID_32BIT_KERNEL) && (HC_ARCH_BITS != 32 || R0_ARCH_BITS != 32)
117# error "VBOX_WITH_HYBRID_32BIT_KERNEL is only for 32 bit builds."
118#endif
119#endif
120
121
122/** @name CPUM Saved State Version.
123 * @{ */
124/** The current saved state version. */
125#define CPUM_SAVED_STATE_VERSION CPUM_SAVED_STATE_VERSION_XSAVE
126/** The saved state version including XSAVE state. */
127#define CPUM_SAVED_STATE_VERSION_XSAVE 17
128/** The saved state version with good CPUID leaf count. */
129#define CPUM_SAVED_STATE_VERSION_GOOD_CPUID_COUNT 16
130/** CPUID changes with explode forgetting to update the leaf count on
131 * restore, resulting in garbage being saved restoring+saving old states). */
132#define CPUM_SAVED_STATE_VERSION_BAD_CPUID_COUNT 15
133/** The saved state version before the CPUIDs changes. */
134#define CPUM_SAVED_STATE_VERSION_PUT_STRUCT 14
135/** The saved state version before using SSMR3PutStruct. */
136#define CPUM_SAVED_STATE_VERSION_MEM 13
137/** The saved state version before introducing the MSR size field. */
138#define CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE 12
139/** The saved state version of 3.2, 3.1 and 3.3 trunk before the hidden
140 * selector register change (CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID). */
141#define CPUM_SAVED_STATE_VERSION_VER3_2 11
142/** The saved state version of 3.0 and 3.1 trunk before the teleportation
143 * changes. */
144#define CPUM_SAVED_STATE_VERSION_VER3_0 10
145/** The saved state version for the 2.1 trunk before the MSR changes. */
146#define CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR 9
147/** The saved state version of 2.0, used for backwards compatibility. */
148#define CPUM_SAVED_STATE_VERSION_VER2_0 8
149/** The saved state version of 1.6, used for backwards compatibility. */
150#define CPUM_SAVED_STATE_VERSION_VER1_6 6
151/** @} */
152
153
154/**
155 * CPU info
156 */
157typedef struct CPUMINFO
158{
159 /** The number of MSR ranges (CPUMMSRRANGE) in the array pointed to below. */
160 uint32_t cMsrRanges;
161 /** Mask applied to ECX before looking up the MSR for a RDMSR/WRMSR
162 * instruction. Older hardware has been observed to ignore higher bits. */
163 uint32_t fMsrMask;
164
165 /** The number of CPUID leaves (CPUMCPUIDLEAF) in the array pointed to below. */
166 uint32_t cCpuIdLeaves;
167 /** The index of the first extended CPUID leaf in the array.
168 * Set to cCpuIdLeaves if none present. */
169 uint32_t iFirstExtCpuIdLeaf;
170 /** Alignment padding. */
171 uint32_t uPadding;
172 /** How to handle unknown CPUID leaves. */
173 CPUMUNKNOWNCPUID enmUnknownCpuIdMethod;
174 /** For use with CPUMUNKNOWNCPUID_DEFAULTS (DB & VM),
175 * CPUMUNKNOWNCPUID_LAST_STD_LEAF (VM) and CPUMUNKNOWNCPUID_LAST_STD_LEAF_WITH_ECX (VM). */
176 CPUMCPUID DefCpuId;
177
178 /** Scalable bus frequency used for reporting other frequencies. */
179 uint64_t uScalableBusFreq;
180
181 /** Pointer to the MSR ranges (ring-0 pointer). */
182 R0PTRTYPE(PCPUMMSRRANGE) paMsrRangesR0;
183 /** Pointer to the CPUID leaves (ring-0 pointer). */
184 R0PTRTYPE(PCPUMCPUIDLEAF) paCpuIdLeavesR0;
185
186 /** Pointer to the MSR ranges (ring-3 pointer). */
187 R3PTRTYPE(PCPUMMSRRANGE) paMsrRangesR3;
188 /** Pointer to the CPUID leaves (ring-3 pointer). */
189 R3PTRTYPE(PCPUMCPUIDLEAF) paCpuIdLeavesR3;
190
191 /** Pointer to the MSR ranges (raw-mode context pointer). */
192 RCPTRTYPE(PCPUMMSRRANGE) paMsrRangesRC;
193 /** Pointer to the CPUID leaves (raw-mode context pointer). */
194 RCPTRTYPE(PCPUMCPUIDLEAF) paCpuIdLeavesRC;
195} CPUMINFO;
196/** Pointer to a CPU info structure. */
197typedef CPUMINFO *PCPUMINFO;
198/** Pointer to a const CPU info structure. */
199typedef CPUMINFO const *CPCPUMINFO;
200
201
202/**
203 * The saved host CPU state.
204 *
205 * @remark The special VBOX_WITH_HYBRID_32BIT_KERNEL checks here are for the 10.4.x series
206 * of Mac OS X where the OS is essentially 32-bit but the cpu mode can be 64-bit.
207 */
208typedef struct CPUMHOSTCTX
209{
210 /** General purpose register, selectors, flags and more
211 * @{ */
212#if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
213 /** General purpose register ++
214 * { */
215 /*uint64_t rax; - scratch*/
216 uint64_t rbx;
217 /*uint64_t rcx; - scratch*/
218 /*uint64_t rdx; - scratch*/
219 uint64_t rdi;
220 uint64_t rsi;
221 uint64_t rbp;
222 uint64_t rsp;
223 /*uint64_t r8; - scratch*/
224 /*uint64_t r9; - scratch*/
225 uint64_t r10;
226 uint64_t r11;
227 uint64_t r12;
228 uint64_t r13;
229 uint64_t r14;
230 uint64_t r15;
231 /*uint64_t rip; - scratch*/
232 uint64_t rflags;
233#endif
234
235#if HC_ARCH_BITS == 32
236 /*uint32_t eax; - scratch*/
237 uint32_t ebx;
238 /*uint32_t ecx; - scratch*/
239 /*uint32_t edx; - scratch*/
240 uint32_t edi;
241 uint32_t esi;
242 uint32_t ebp;
243 X86EFLAGS eflags;
244 /*uint32_t eip; - scratch*/
245 /* lss pair! */
246 uint32_t esp;
247#endif
248 /** @} */
249
250 /** Selector registers
251 * @{ */
252 RTSEL ss;
253 RTSEL ssPadding;
254 RTSEL gs;
255 RTSEL gsPadding;
256 RTSEL fs;
257 RTSEL fsPadding;
258 RTSEL es;
259 RTSEL esPadding;
260 RTSEL ds;
261 RTSEL dsPadding;
262 RTSEL cs;
263 RTSEL csPadding;
264 /** @} */
265
266#if HC_ARCH_BITS == 32 && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
267 /** Control registers.
268 * @{ */
269 uint32_t cr0;
270 /*uint32_t cr2; - scratch*/
271 uint32_t cr3;
272 uint32_t cr4;
273 /** @} */
274
275 /** Debug registers.
276 * @{ */
277 uint32_t dr0;
278 uint32_t dr1;
279 uint32_t dr2;
280 uint32_t dr3;
281 uint32_t dr6;
282 uint32_t dr7;
283 /** @} */
284
285 /** Global Descriptor Table register. */
286 X86XDTR32 gdtr;
287 uint16_t gdtrPadding;
288 /** Interrupt Descriptor Table register. */
289 X86XDTR32 idtr;
290 uint16_t idtrPadding;
291 /** The task register. */
292 RTSEL ldtr;
293 RTSEL ldtrPadding;
294 /** The task register. */
295 RTSEL tr;
296 RTSEL trPadding;
297 uint32_t SysEnterPadding;
298
299 /** The sysenter msr registers.
300 * This member is not used by the hypervisor context. */
301 CPUMSYSENTER SysEnter;
302
303 /** MSRs
304 * @{ */
305 uint64_t efer;
306 /** @} */
307
308 /* padding to get 64byte aligned size */
309 uint8_t auPadding[20];
310
311#elif HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
312
313 /** Control registers.
314 * @{ */
315 uint64_t cr0;
316 /*uint64_t cr2; - scratch*/
317 uint64_t cr3;
318 uint64_t cr4;
319 uint64_t cr8;
320 /** @} */
321
322 /** Debug registers.
323 * @{ */
324 uint64_t dr0;
325 uint64_t dr1;
326 uint64_t dr2;
327 uint64_t dr3;
328 uint64_t dr6;
329 uint64_t dr7;
330 /** @} */
331
332 /** Global Descriptor Table register. */
333 X86XDTR64 gdtr;
334 uint16_t gdtrPadding;
335 /** Interrupt Descriptor Table register. */
336 X86XDTR64 idtr;
337 uint16_t idtrPadding;
338 /** The task register. */
339 RTSEL ldtr;
340 RTSEL ldtrPadding;
341 /** The task register. */
342 RTSEL tr;
343 RTSEL trPadding;
344
345 /** MSRs
346 * @{ */
347 CPUMSYSENTER SysEnter;
348 uint64_t FSbase;
349 uint64_t GSbase;
350 uint64_t efer;
351 /** @} */
352
353 /* padding to get 32byte aligned size */
354# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
355 uint8_t auPadding[52];
356# else
357 uint8_t auPadding[4];
358# endif
359
360#else
361# error HC_ARCH_BITS not defined
362#endif
363
364 /** Pointer to the FPU/SSE/AVX/XXXX state raw-mode mapping. */
365 RCPTRTYPE(PX86XSAVEAREA) pXStateRC;
366 /** Pointer to the FPU/SSE/AVX/XXXX state ring-0 mapping. */
367 R0PTRTYPE(PX86XSAVEAREA) pXStateR0;
368 /** Pointer to the FPU/SSE/AVX/XXXX state ring-3 mapping. */
369 R3PTRTYPE(PX86XSAVEAREA) pXStateR3;
370 /** The XCR0 register. */
371 uint64_t xcr0;
372 /** The mask to pass to XSAVE/XRSTOR in EDX:EAX. If zero we use
373 * FXSAVE/FXRSTOR (since bit 0 will always be set, we only need to test it). */
374 uint64_t fXStateMask;
375} CPUMHOSTCTX;
376AssertCompileSizeAlignment(CPUMHOSTCTX, 64);
377/** Pointer to the saved host CPU state. */
378typedef CPUMHOSTCTX *PCPUMHOSTCTX;
379
380
381/**
382 * CPUM Data (part of VM)
383 */
384typedef struct CPUM
385{
386 /** Offset from CPUM to CPUMCPU for the first CPU. */
387 uint32_t offCPUMCPU0;
388
389 /** Use flags.
390 * These flags indicates which CPU features the host uses.
391 */
392 uint32_t fHostUseFlags;
393
394 /** CR4 mask */
395 struct
396 {
397 uint32_t AndMask; /**< @todo Move these to the per-CPU structure and fix the switchers. Saves a register! */
398 uint32_t OrMask;
399 } CR4;
400
401 /** The (more) portable CPUID level. */
402 uint8_t u8PortableCpuIdLevel;
403 /** Indicates that a state restore is pending.
404 * This is used to verify load order dependencies (PGM). */
405 bool fPendingRestore;
406 uint8_t abPadding0[6];
407
408 /** XSAVE/XRTOR components we can expose to the guest mask. */
409 uint64_t fXStateGuestMask;
410 /** XSAVE/XRSTOR host mask. Only state components in this mask can be exposed
411 * to the guest. This is 0 if no XSAVE/XRSTOR bits can be exposed. */
412 uint64_t fXStateHostMask;
413 uint8_t abPadding1[24];
414
415 /** Host CPU feature information.
416 * Externaly visible via the VM structure, aligned on 64-byte boundrary. */
417 CPUMFEATURES HostFeatures;
418 /** Guest CPU feature information.
419 * Externaly visible via that VM structure, aligned with HostFeatures. */
420 CPUMFEATURES GuestFeatures;
421 /** Guest CPU info. */
422 CPUMINFO GuestInfo;
423
424
425 /** The standard set of CpuId leaves. */
426 CPUMCPUID aGuestCpuIdPatmStd[6];
427 /** The extended set of CpuId leaves. */
428 CPUMCPUID aGuestCpuIdPatmExt[10];
429 /** The centaur set of CpuId leaves. */
430 CPUMCPUID aGuestCpuIdPatmCentaur[4];
431
432 /** @name MSR statistics.
433 * @{ */
434 STAMCOUNTER cMsrWrites;
435 STAMCOUNTER cMsrWritesToIgnoredBits;
436 STAMCOUNTER cMsrWritesRaiseGp;
437 STAMCOUNTER cMsrWritesUnknown;
438 STAMCOUNTER cMsrReads;
439 STAMCOUNTER cMsrReadsRaiseGp;
440 STAMCOUNTER cMsrReadsUnknown;
441 /** @} */
442} CPUM;
443AssertCompileMemberOffset(CPUM, HostFeatures, 64);
444AssertCompileMemberOffset(CPUM, GuestFeatures, 96);
445/** Pointer to the CPUM instance data residing in the shared VM structure. */
446typedef CPUM *PCPUM;
447
448/**
449 * CPUM Data (part of VMCPU)
450 */
451typedef struct CPUMCPU
452{
453 /**
454 * Guest context.
455 * Aligned on a 64-byte boundary.
456 */
457 CPUMCTX Guest;
458
459 /**
460 * Guest context - misc MSRs
461 * Aligned on a 64-byte boundary.
462 */
463 CPUMCTXMSRS GuestMsrs;
464
465 /** Use flags.
466 * These flags indicates both what is to be used and what has been used.
467 */
468 uint32_t fUseFlags;
469
470 /** Changed flags.
471 * These flags indicates to REM (and others) which important guest
472 * registers which has been changed since last time the flags were cleared.
473 * See the CPUM_CHANGED_* defines for what we keep track of.
474 */
475 uint32_t fChanged;
476
477 /** Offset from CPUM to CPUMCPU. */
478 uint32_t offCPUM;
479
480 /** Temporary storage for the return code of the function called in the
481 * 32-64 switcher. */
482 uint32_t u32RetCode;
483
484#ifdef VBOX_WITH_VMMR0_DISABLE_LAPIC_NMI
485 /** The address of the APIC mapping, NULL if no APIC.
486 * Call CPUMR0SetLApic to update this before doing a world switch. */
487 RTHCPTR pvApicBase;
488 /** Used by the world switcher code to store which vectors needs restoring on
489 * the way back. */
490 uint32_t fApicDisVectors;
491 /** Set if the CPU has the X2APIC mode enabled.
492 * Call CPUMR0SetLApic to update this before doing a world switch. */
493 bool fX2Apic;
494#else
495 uint8_t abPadding3[(HC_ARCH_BITS == 64 ? 8 : 4) + 4 + 1];
496#endif
497
498 /** Have we entered raw-mode? */
499 bool fRawEntered;
500 /** Have we entered the recompiler? */
501 bool fRemEntered;
502
503 /** Align the next member on a 64-bit boundrary. */
504 uint8_t abPadding2[64 - 16 - (HC_ARCH_BITS == 64 ? 8 : 4) - 4 - 1 - 2];
505
506 /** Saved host context. Only valid while inside RC or HM contexts.
507 * Must be aligned on a 64-byte boundary. */
508 CPUMHOSTCTX Host;
509 /** Hypervisor context. Must be aligned on a 64-byte boundary. */
510 CPUMCTX Hyper;
511
512#ifdef VBOX_WITH_CRASHDUMP_MAGIC
513 uint8_t aMagic[56];
514 uint64_t uMagic;
515#endif
516} CPUMCPU;
517/** Pointer to the CPUMCPU instance data residing in the shared VMCPU structure. */
518typedef CPUMCPU *PCPUMCPU;
519
520#ifndef VBOX_FOR_DTRACE_LIB
521RT_C_DECLS_BEGIN
522
523PCPUMCPUIDLEAF cpumCpuIdGetLeaf(PVM pVM, uint32_t uLeaf);
524PCPUMCPUIDLEAF cpumCpuIdGetLeafEx(PVM pVM, uint32_t uLeaf, uint32_t uSubLeaf, bool *pfExactSubLeafHit);
525
526#ifdef IN_RING3
527int cpumR3DbgInit(PVM pVM);
528int cpumR3CpuIdExplodeFeatures(PCCPUMCPUIDLEAF paLeaves, uint32_t cLeaves, PCPUMFEATURES pFeatures);
529int cpumR3InitCpuIdAndMsrs(PVM pVM);
530void cpumR3SaveCpuId(PVM pVM, PSSMHANDLE pSSM);
531int cpumR3LoadCpuId(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion);
532int cpumR3LoadCpuIdPre32(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion);
533DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
534
535int cpumR3DbGetCpuInfo(const char *pszName, PCPUMINFO pInfo);
536int cpumR3MsrRangesInsert(PVM pVM, PCPUMMSRRANGE *ppaMsrRanges, uint32_t *pcMsrRanges, PCCPUMMSRRANGE pNewRange);
537int cpumR3MsrApplyFudge(PVM pVM);
538int cpumR3MsrRegStats(PVM pVM);
539int cpumR3MsrStrictInitChecks(void);
540PCPUMMSRRANGE cpumLookupMsrRange(PVM pVM, uint32_t idMsr);
541#endif
542
543#ifdef IN_RC
544DECLASM(int) cpumHandleLazyFPUAsm(PCPUMCPU pCPUM);
545#endif
546
547#ifdef IN_RING0
548DECLASM(int) cpumR0SaveHostRestoreGuestFPUState(PCPUMCPU pCPUM);
549DECLASM(int) cpumR0SaveGuestRestoreHostFPUState(PCPUMCPU pCPUM);
550DECLASM(int) cpumR0SaveHostFPUState(PCPUMCPU pCPUM);
551DECLASM(int) cpumR0RestoreHostFPUState(PCPUMCPU pCPUM);
552DECLASM(void) cpumR0LoadFPU(PCPUMCTX pCtx);
553DECLASM(void) cpumR0SaveFPU(PCPUMCTX pCtx);
554DECLASM(void) cpumR0LoadXMM(PCPUMCTX pCtx);
555DECLASM(void) cpumR0SaveXMM(PCPUMCTX pCtx);
556DECLASM(void) cpumR0SetFCW(uint16_t u16FCW);
557DECLASM(uint16_t) cpumR0GetFCW(void);
558DECLASM(void) cpumR0SetMXCSR(uint32_t u32MXCSR);
559DECLASM(uint32_t) cpumR0GetMXCSR(void);
560DECLASM(void) cpumR0LoadDRx(uint64_t const *pa4Regs);
561DECLASM(void) cpumR0SaveDRx(uint64_t *pa4Regs);
562#endif
563
564RT_C_DECLS_END
565#endif /* !VBOX_FOR_DTRACE_LIB */
566
567/** @} */
568
569#endif
570
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette