VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/PGMPool.cpp@ 86473

Last change on this file since 86473 was 86472, checked in by vboxsync, 4 years ago

VMM/PGMPool: Working on eliminating page table bitfield use. bugref:9841 bugref:9746

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 54.3 KB
Line 
1/* $Id: PGMPool.cpp 86472 2020-10-07 17:22:00Z vboxsync $ */
2/** @file
3 * PGM Shadow Page Pool.
4 */
5
6/*
7 * Copyright (C) 2006-2020 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18/** @page pg_pgm_pool PGM Shadow Page Pool
19 *
20 * Motivations:
21 * -# Relationship between shadow page tables and physical guest pages. This
22 * should allow us to skip most of the global flushes now following access
23 * handler changes. The main expense is flushing shadow pages.
24 * -# Limit the pool size if necessary (default is kind of limitless).
25 * -# Allocate shadow pages from RC. We use to only do this in SyncCR3.
26 * -# Required for 64-bit guests.
27 * -# Combining the PD cache and page pool in order to simplify caching.
28 *
29 *
30 * @section sec_pgm_pool_outline Design Outline
31 *
32 * The shadow page pool tracks pages used for shadowing paging structures (i.e.
33 * page tables, page directory, page directory pointer table and page map
34 * level-4). Each page in the pool has an unique identifier. This identifier is
35 * used to link a guest physical page to a shadow PT. The identifier is a
36 * non-zero value and has a relativly low max value - say 14 bits. This makes it
37 * possible to fit it into the upper bits of the of the aHCPhys entries in the
38 * ram range.
39 *
40 * By restricting host physical memory to the first 48 bits (which is the
41 * announced physical memory range of the K8L chip (scheduled for 2008)), we
42 * can safely use the upper 16 bits for shadow page ID and reference counting.
43 *
44 * Update: The 48 bit assumption will be lifted with the new physical memory
45 * management (PGMPAGE), so we won't have any trouble when someone stuffs 2TB
46 * into a box in some years.
47 *
48 * Now, it's possible for a page to be aliased, i.e. mapped by more than one PT
49 * or PD. This is solved by creating a list of physical cross reference extents
50 * when ever this happens. Each node in the list (extent) is can contain 3 page
51 * pool indexes. The list it self is chained using indexes into the paPhysExt
52 * array.
53 *
54 *
55 * @section sec_pgm_pool_life Life Cycle of a Shadow Page
56 *
57 * -# The SyncPT function requests a page from the pool.
58 * The request includes the kind of page it is (PT/PD, PAE/legacy), the
59 * address of the page it's shadowing, and more.
60 * -# The pool responds to the request by allocating a new page.
61 * When the cache is enabled, it will first check if it's in the cache.
62 * Should the pool be exhausted, one of two things can be done:
63 * -# Flush the whole pool and current CR3.
64 * -# Use the cache to find a page which can be flushed (~age).
65 * -# The SyncPT function will sync one or more pages and insert it into the
66 * shadow PD.
67 * -# The SyncPage function may sync more pages on a later \#PFs.
68 * -# The page is freed / flushed in SyncCR3 (perhaps) and some other cases.
69 * When caching is enabled, the page isn't flush but remains in the cache.
70 *
71 *
72 * @section sec_pgm_pool_monitoring Monitoring
73 *
74 * We always monitor PAGE_SIZE chunks of memory. When we've got multiple shadow
75 * pages for the same PAGE_SIZE of guest memory (PAE and mixed PD/PT) the pages
76 * sharing the monitor get linked using the iMonitoredNext/Prev. The head page
77 * is the pvUser to the access handlers.
78 *
79 *
80 * @section sec_pgm_pool_impl Implementation
81 *
82 * The pool will take pages from the MM page pool. The tracking data
83 * (attributes, bitmaps and so on) are allocated from the hypervisor heap. The
84 * pool content can be accessed both by using the page id and the physical
85 * address (HC). The former is managed by means of an array, the latter by an
86 * offset based AVL tree.
87 *
88 * Flushing of a pool page means that we iterate the content (we know what kind
89 * it is) and updates the link information in the ram range.
90 *
91 * ...
92 */
93
94
95/*********************************************************************************************************************************
96* Header Files *
97*********************************************************************************************************************************/
98#define LOG_GROUP LOG_GROUP_PGM_POOL
99#define VBOX_WITHOUT_PAGING_BIT_FIELDS /* 64-bit bitfields are just asking for trouble. See @bugref{9841} and others. */
100#include <VBox/vmm/pgm.h>
101#include <VBox/vmm/mm.h>
102#include "PGMInternal.h"
103#include <VBox/vmm/vm.h>
104#include <VBox/vmm/uvm.h>
105#include "PGMInline.h"
106
107#include <VBox/log.h>
108#include <VBox/err.h>
109#include <iprt/asm.h>
110#include <iprt/string.h>
111#include <VBox/dbg.h>
112
113
114/*********************************************************************************************************************************
115* Internal Functions *
116*********************************************************************************************************************************/
117#ifdef VBOX_WITH_DEBUGGER
118static FNDBGCCMD pgmR3PoolCmdCheck;
119#endif
120
121#ifdef VBOX_WITH_DEBUGGER
122/** Command descriptors. */
123static const DBGCCMD g_aCmds[] =
124{
125 /* pszCmd, cArgsMin, cArgsMax, paArgDesc, cArgDescs, fFlags, pfnHandler pszSyntax, ....pszDescription */
126 { "pgmpoolcheck", 0, 0, NULL, 0, 0, pgmR3PoolCmdCheck, "", "Check the pgm pool pages." },
127};
128#endif
129
130/**
131 * Initializes the pool
132 *
133 * @returns VBox status code.
134 * @param pVM The cross context VM structure.
135 */
136int pgmR3PoolInit(PVM pVM)
137{
138 int rc;
139
140 AssertCompile(NIL_PGMPOOL_IDX == 0);
141 /* pPage->cLocked is an unsigned byte. */
142 AssertCompile(VMM_MAX_CPU_COUNT <= 255);
143
144 /*
145 * Query Pool config.
146 */
147 PCFGMNODE pCfg = CFGMR3GetChild(CFGMR3GetRoot(pVM), "/PGM/Pool");
148
149 /* Default pgm pool size is 1024 pages (4MB). */
150 uint16_t cMaxPages = 1024;
151
152 /* Adjust it up relative to the RAM size, using the nested paging formula. */
153 uint64_t cbRam;
154 rc = CFGMR3QueryU64Def(CFGMR3GetRoot(pVM), "RamSize", &cbRam, 0); AssertRCReturn(rc, rc);
155 uint64_t u64MaxPages = (cbRam >> 9)
156 + (cbRam >> 18)
157 + (cbRam >> 27)
158 + 32 * PAGE_SIZE;
159 u64MaxPages >>= PAGE_SHIFT;
160 if (u64MaxPages > PGMPOOL_IDX_LAST)
161 cMaxPages = PGMPOOL_IDX_LAST;
162 else
163 cMaxPages = (uint16_t)u64MaxPages;
164
165 /** @cfgm{/PGM/Pool/MaxPages, uint16_t, \#pages, 16, 0x3fff, F(ram-size)}
166 * The max size of the shadow page pool in pages. The pool will grow dynamically
167 * up to this limit.
168 */
169 rc = CFGMR3QueryU16Def(pCfg, "MaxPages", &cMaxPages, cMaxPages);
170 AssertLogRelRCReturn(rc, rc);
171 AssertLogRelMsgReturn(cMaxPages <= PGMPOOL_IDX_LAST && cMaxPages >= RT_ALIGN(PGMPOOL_IDX_FIRST, 16),
172 ("cMaxPages=%u (%#x)\n", cMaxPages, cMaxPages), VERR_INVALID_PARAMETER);
173 AssertCompile(RT_IS_POWER_OF_TWO(PGMPOOL_CFG_MAX_GROW));
174 if (cMaxPages < PGMPOOL_IDX_LAST)
175 cMaxPages = RT_ALIGN(cMaxPages, PGMPOOL_CFG_MAX_GROW / 2);
176 if (cMaxPages > PGMPOOL_IDX_LAST)
177 cMaxPages = PGMPOOL_IDX_LAST;
178 LogRel(("PGM: PGMPool: cMaxPages=%u (u64MaxPages=%llu)\n", cMaxPages, u64MaxPages));
179
180 /** @todo
181 * We need to be much more careful with our allocation strategy here.
182 * For nested paging we don't need pool user info nor extents at all, but
183 * we can't check for nested paging here (too early during init to get a
184 * confirmation it can be used). The default for large memory configs is a
185 * bit large for shadow paging, so I've restricted the extent maximum to 8k
186 * (8k * 16 = 128k of hyper heap).
187 *
188 * Also when large page support is enabled, we typically don't need so much,
189 * although that depends on the availability of 2 MB chunks on the host.
190 */
191
192 /** @cfgm{/PGM/Pool/MaxUsers, uint16_t, \#users, MaxUsers, 32K, MaxPages*2}
193 * The max number of shadow page user tracking records. Each shadow page has
194 * zero of other shadow pages (or CR3s) that references it, or uses it if you
195 * like. The structures describing these relationships are allocated from a
196 * fixed sized pool. This configuration variable defines the pool size.
197 */
198 uint16_t cMaxUsers;
199 rc = CFGMR3QueryU16Def(pCfg, "MaxUsers", &cMaxUsers, cMaxPages * 2);
200 AssertLogRelRCReturn(rc, rc);
201 AssertLogRelMsgReturn(cMaxUsers >= cMaxPages && cMaxPages <= _32K,
202 ("cMaxUsers=%u (%#x)\n", cMaxUsers, cMaxUsers), VERR_INVALID_PARAMETER);
203
204 /** @cfgm{/PGM/Pool/MaxPhysExts, uint16_t, \#extents, 16, MaxPages * 2, MIN(MaxPages*2\,8192)}
205 * The max number of extents for tracking aliased guest pages.
206 */
207 uint16_t cMaxPhysExts;
208 rc = CFGMR3QueryU16Def(pCfg, "MaxPhysExts", &cMaxPhysExts,
209 RT_MIN(cMaxPages * 2, 8192 /* 8Ki max as this eat too much hyper heap */));
210 AssertLogRelRCReturn(rc, rc);
211 AssertLogRelMsgReturn(cMaxPhysExts >= 16 && cMaxPhysExts <= PGMPOOL_IDX_LAST,
212 ("cMaxPhysExts=%u (%#x)\n", cMaxPhysExts, cMaxPhysExts), VERR_INVALID_PARAMETER);
213
214 /** @cfgm{/PGM/Pool/ChacheEnabled, bool, true}
215 * Enables or disabling caching of shadow pages. Caching means that we will try
216 * reuse shadow pages instead of recreating them everything SyncCR3, SyncPT or
217 * SyncPage requests one. When reusing a shadow page, we can save time
218 * reconstructing it and it's children.
219 */
220 bool fCacheEnabled;
221 rc = CFGMR3QueryBoolDef(pCfg, "CacheEnabled", &fCacheEnabled, true);
222 AssertLogRelRCReturn(rc, rc);
223
224 LogRel(("PGM: pgmR3PoolInit: cMaxPages=%#RX16 cMaxUsers=%#RX16 cMaxPhysExts=%#RX16 fCacheEnable=%RTbool\n",
225 cMaxPages, cMaxUsers, cMaxPhysExts, fCacheEnabled));
226
227 /*
228 * Allocate the data structures.
229 */
230 uint32_t cb = RT_UOFFSETOF_DYN(PGMPOOL, aPages[cMaxPages]);
231 cb += cMaxUsers * sizeof(PGMPOOLUSER);
232 cb += cMaxPhysExts * sizeof(PGMPOOLPHYSEXT);
233 PPGMPOOL pPool;
234 rc = MMR3HyperAllocOnceNoRel(pVM, cb, 0, MM_TAG_PGM_POOL, (void **)&pPool);
235 if (RT_FAILURE(rc))
236 return rc;
237 pVM->pgm.s.pPoolR3 = pPool;
238 pVM->pgm.s.pPoolR0 = MMHyperR3ToR0(pVM, pPool);
239
240 /*
241 * Initialize it.
242 */
243 pPool->pVMR3 = pVM;
244 pPool->pVMR0 = pVM->pVMR0ForCall;
245 pPool->cMaxPages = cMaxPages;
246 pPool->cCurPages = PGMPOOL_IDX_FIRST;
247 pPool->iUserFreeHead = 0;
248 pPool->cMaxUsers = cMaxUsers;
249 PPGMPOOLUSER paUsers = (PPGMPOOLUSER)&pPool->aPages[pPool->cMaxPages];
250 pPool->paUsersR3 = paUsers;
251 pPool->paUsersR0 = MMHyperR3ToR0(pVM, paUsers);
252 for (unsigned i = 0; i < cMaxUsers; i++)
253 {
254 paUsers[i].iNext = i + 1;
255 paUsers[i].iUser = NIL_PGMPOOL_IDX;
256 paUsers[i].iUserTable = 0xfffffffe;
257 }
258 paUsers[cMaxUsers - 1].iNext = NIL_PGMPOOL_USER_INDEX;
259 pPool->iPhysExtFreeHead = 0;
260 pPool->cMaxPhysExts = cMaxPhysExts;
261 PPGMPOOLPHYSEXT paPhysExts = (PPGMPOOLPHYSEXT)&paUsers[cMaxUsers];
262 pPool->paPhysExtsR3 = paPhysExts;
263 pPool->paPhysExtsR0 = MMHyperR3ToR0(pVM, paPhysExts);
264 for (unsigned i = 0; i < cMaxPhysExts; i++)
265 {
266 paPhysExts[i].iNext = i + 1;
267 paPhysExts[i].aidx[0] = NIL_PGMPOOL_IDX;
268 paPhysExts[i].apte[0] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
269 paPhysExts[i].aidx[1] = NIL_PGMPOOL_IDX;
270 paPhysExts[i].apte[1] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
271 paPhysExts[i].aidx[2] = NIL_PGMPOOL_IDX;
272 paPhysExts[i].apte[2] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
273 }
274 paPhysExts[cMaxPhysExts - 1].iNext = NIL_PGMPOOL_PHYSEXT_INDEX;
275 for (unsigned i = 0; i < RT_ELEMENTS(pPool->aiHash); i++)
276 pPool->aiHash[i] = NIL_PGMPOOL_IDX;
277 pPool->iAgeHead = NIL_PGMPOOL_IDX;
278 pPool->iAgeTail = NIL_PGMPOOL_IDX;
279 pPool->fCacheEnabled = fCacheEnabled;
280
281 pPool->hAccessHandlerType = NIL_PGMPHYSHANDLERTYPE;
282 rc = PGMR3HandlerPhysicalTypeRegister(pVM, PGMPHYSHANDLERKIND_WRITE,
283 pgmPoolAccessHandler,
284 NULL, "pgmPoolAccessHandler", "pgmRZPoolAccessPfHandler",
285 NULL, "pgmPoolAccessHandler", "pgmRZPoolAccessPfHandler",
286 "Guest Paging Access Handler",
287 &pPool->hAccessHandlerType);
288 AssertLogRelRCReturn(rc, rc);
289
290 pPool->HCPhysTree = 0;
291
292 /*
293 * The NIL entry.
294 */
295 Assert(NIL_PGMPOOL_IDX == 0);
296 pPool->aPages[NIL_PGMPOOL_IDX].enmKind = PGMPOOLKIND_INVALID;
297 pPool->aPages[NIL_PGMPOOL_IDX].idx = NIL_PGMPOOL_IDX;
298 pPool->aPages[NIL_PGMPOOL_IDX].Core.Key = NIL_RTHCPHYS;
299 pPool->aPages[NIL_PGMPOOL_IDX].GCPhys = NIL_RTGCPHYS;
300 pPool->aPages[NIL_PGMPOOL_IDX].iNext = NIL_PGMPOOL_IDX;
301 /* pPool->aPages[NIL_PGMPOOL_IDX].cLocked = INT32_MAX; - test this out... */
302 pPool->aPages[NIL_PGMPOOL_IDX].pvPageR3 = 0;
303 pPool->aPages[NIL_PGMPOOL_IDX].iUserHead = NIL_PGMPOOL_USER_INDEX;
304 pPool->aPages[NIL_PGMPOOL_IDX].iModifiedNext = NIL_PGMPOOL_IDX;
305 pPool->aPages[NIL_PGMPOOL_IDX].iModifiedPrev = NIL_PGMPOOL_IDX;
306 pPool->aPages[NIL_PGMPOOL_IDX].iMonitoredNext = NIL_PGMPOOL_IDX;
307 pPool->aPages[NIL_PGMPOOL_IDX].iMonitoredPrev = NIL_PGMPOOL_IDX;
308 pPool->aPages[NIL_PGMPOOL_IDX].iAgeNext = NIL_PGMPOOL_IDX;
309 pPool->aPages[NIL_PGMPOOL_IDX].iAgePrev = NIL_PGMPOOL_IDX;
310
311 Assert(pPool->aPages[NIL_PGMPOOL_IDX].idx == NIL_PGMPOOL_IDX);
312 Assert(pPool->aPages[NIL_PGMPOOL_IDX].GCPhys == NIL_RTGCPHYS);
313 Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fSeenNonGlobal);
314 Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fMonitored);
315 Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fCached);
316 Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fZeroed);
317 Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fReusedFlushPending);
318
319 /*
320 * Register statistics.
321 */
322 STAM_REL_REG(pVM, &pPool->StatGrow, STAMTYPE_PROFILE, "/PGM/Pool/Grow", STAMUNIT_TICKS, "Profiling PGMR0PoolGrow");
323#ifdef VBOX_WITH_STATISTICS
324 STAM_REG(pVM, &pPool->cCurPages, STAMTYPE_U16, "/PGM/Pool/cCurPages", STAMUNIT_PAGES, "Current pool size.");
325 STAM_REG(pVM, &pPool->cMaxPages, STAMTYPE_U16, "/PGM/Pool/cMaxPages", STAMUNIT_PAGES, "Max pool size.");
326 STAM_REG(pVM, &pPool->cUsedPages, STAMTYPE_U16, "/PGM/Pool/cUsedPages", STAMUNIT_PAGES, "The number of pages currently in use.");
327 STAM_REG(pVM, &pPool->cUsedPagesHigh, STAMTYPE_U16_RESET, "/PGM/Pool/cUsedPagesHigh", STAMUNIT_PAGES, "The high watermark for cUsedPages.");
328 STAM_REG(pVM, &pPool->StatAlloc, STAMTYPE_PROFILE_ADV, "/PGM/Pool/Alloc", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolAlloc.");
329 STAM_REG(pVM, &pPool->StatClearAll, STAMTYPE_PROFILE, "/PGM/Pool/ClearAll", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmR3PoolClearAll.");
330 STAM_REG(pVM, &pPool->StatR3Reset, STAMTYPE_PROFILE, "/PGM/Pool/R3Reset", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmR3PoolReset.");
331 STAM_REG(pVM, &pPool->StatFlushPage, STAMTYPE_PROFILE, "/PGM/Pool/FlushPage", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolFlushPage.");
332 STAM_REG(pVM, &pPool->StatFree, STAMTYPE_PROFILE, "/PGM/Pool/Free", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolFree.");
333 STAM_REG(pVM, &pPool->StatForceFlushPage, STAMTYPE_COUNTER, "/PGM/Pool/FlushForce", STAMUNIT_OCCURENCES, "Counting explicit flushes by PGMPoolFlushPage().");
334 STAM_REG(pVM, &pPool->StatForceFlushDirtyPage, STAMTYPE_COUNTER, "/PGM/Pool/FlushForceDirty", STAMUNIT_OCCURENCES, "Counting explicit flushes of dirty pages by PGMPoolFlushPage().");
335 STAM_REG(pVM, &pPool->StatForceFlushReused, STAMTYPE_COUNTER, "/PGM/Pool/FlushReused", STAMUNIT_OCCURENCES, "Counting flushes for reused pages.");
336 STAM_REG(pVM, &pPool->StatZeroPage, STAMTYPE_PROFILE, "/PGM/Pool/ZeroPage", STAMUNIT_TICKS_PER_CALL, "Profiling time spent zeroing pages. Overlaps with Alloc.");
337 STAM_REG(pVM, &pPool->cMaxUsers, STAMTYPE_U16, "/PGM/Pool/Track/cMaxUsers", STAMUNIT_COUNT, "Max user tracking records.");
338 STAM_REG(pVM, &pPool->cPresent, STAMTYPE_U32, "/PGM/Pool/Track/cPresent", STAMUNIT_COUNT, "Number of present page table entries.");
339 STAM_REG(pVM, &pPool->StatTrackDeref, STAMTYPE_PROFILE, "/PGM/Pool/Track/Deref", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolTrackDeref.");
340 STAM_REG(pVM, &pPool->StatTrackFlushGCPhysPT, STAMTYPE_PROFILE, "/PGM/Pool/Track/FlushGCPhysPT", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolTrackFlushGCPhysPT.");
341 STAM_REG(pVM, &pPool->StatTrackFlushGCPhysPTs, STAMTYPE_PROFILE, "/PGM/Pool/Track/FlushGCPhysPTs", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolTrackFlushGCPhysPTs.");
342 STAM_REG(pVM, &pPool->StatTrackFlushGCPhysPTsSlow, STAMTYPE_PROFILE, "/PGM/Pool/Track/FlushGCPhysPTsSlow", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolTrackFlushGCPhysPTsSlow.");
343 STAM_REG(pVM, &pPool->StatTrackFlushEntry, STAMTYPE_COUNTER, "/PGM/Pool/Track/Entry/Flush", STAMUNIT_COUNT, "Nr of flushed entries.");
344 STAM_REG(pVM, &pPool->StatTrackFlushEntryKeep, STAMTYPE_COUNTER, "/PGM/Pool/Track/Entry/Update", STAMUNIT_COUNT, "Nr of updated entries.");
345 STAM_REG(pVM, &pPool->StatTrackFreeUpOneUser, STAMTYPE_COUNTER, "/PGM/Pool/Track/FreeUpOneUser", STAMUNIT_TICKS_PER_CALL, "The number of times we were out of user tracking records.");
346 STAM_REG(pVM, &pPool->StatTrackDerefGCPhys, STAMTYPE_PROFILE, "/PGM/Pool/Track/DrefGCPhys", STAMUNIT_TICKS_PER_CALL, "Profiling deref activity related tracking GC physical pages.");
347 STAM_REG(pVM, &pPool->StatTrackLinearRamSearches, STAMTYPE_COUNTER, "/PGM/Pool/Track/LinearRamSearches", STAMUNIT_OCCURENCES, "The number of times we had to do linear ram searches.");
348 STAM_REG(pVM, &pPool->StamTrackPhysExtAllocFailures,STAMTYPE_COUNTER, "/PGM/Pool/Track/PhysExtAllocFailures", STAMUNIT_OCCURENCES, "The number of failing pgmPoolTrackPhysExtAlloc calls.");
349
350 STAM_REG(pVM, &pPool->StatMonitorPfRZ, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/#PF", STAMUNIT_TICKS_PER_CALL, "Profiling the RC/R0 #PF access handler.");
351 STAM_REG(pVM, &pPool->StatMonitorPfRZEmulateInstr, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/EmulateInstr", STAMUNIT_OCCURENCES, "Times we've failed interpreting the instruction.");
352 STAM_REG(pVM, &pPool->StatMonitorPfRZFlushPage, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/#PF/FlushPage", STAMUNIT_TICKS_PER_CALL, "Profiling the pgmPoolFlushPage calls made from the RC/R0 access handler.");
353 STAM_REG(pVM, &pPool->StatMonitorPfRZFlushReinit, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/FlushReinit", STAMUNIT_OCCURENCES, "Times we've detected a page table reinit.");
354 STAM_REG(pVM, &pPool->StatMonitorPfRZFlushModOverflow,STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/FlushOverflow", STAMUNIT_OCCURENCES, "Counting flushes for pages that are modified too often.");
355 STAM_REG(pVM, &pPool->StatMonitorPfRZFork, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/Fork", STAMUNIT_OCCURENCES, "Times we've detected fork().");
356 STAM_REG(pVM, &pPool->StatMonitorPfRZHandled, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/#PF/Handled", STAMUNIT_TICKS_PER_CALL, "Profiling the RC/R0 #PF access we've handled (except REP STOSD).");
357 STAM_REG(pVM, &pPool->StatMonitorPfRZIntrFailPatch1, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/IntrFailPatch1", STAMUNIT_OCCURENCES, "Times we've failed interpreting a patch code instruction.");
358 STAM_REG(pVM, &pPool->StatMonitorPfRZIntrFailPatch2, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/IntrFailPatch2", STAMUNIT_OCCURENCES, "Times we've failed interpreting a patch code instruction during flushing.");
359 STAM_REG(pVM, &pPool->StatMonitorPfRZRepPrefix, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/RepPrefix", STAMUNIT_OCCURENCES, "The number of times we've seen rep prefixes we can't handle.");
360 STAM_REG(pVM, &pPool->StatMonitorPfRZRepStosd, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/#PF/RepStosd", STAMUNIT_TICKS_PER_CALL, "Profiling the REP STOSD cases we've handled.");
361
362 STAM_REG(pVM, &pPool->StatMonitorRZ, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM", STAMUNIT_TICKS_PER_CALL, "Profiling the regular access handler.");
363 STAM_REG(pVM, &pPool->StatMonitorRZFlushPage, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/FlushPage", STAMUNIT_TICKS_PER_CALL, "Profiling the pgmPoolFlushPage calls made from the regular access handler.");
364 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[0], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size01", STAMUNIT_OCCURENCES, "Number of 1 byte accesses.");
365 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[1], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size02", STAMUNIT_OCCURENCES, "Number of 2 byte accesses.");
366 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[2], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size03", STAMUNIT_OCCURENCES, "Number of 3 byte accesses.");
367 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[3], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size04", STAMUNIT_OCCURENCES, "Number of 4 byte accesses.");
368 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[4], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size05", STAMUNIT_OCCURENCES, "Number of 5 byte accesses.");
369 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[5], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size06", STAMUNIT_OCCURENCES, "Number of 6 byte accesses.");
370 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[6], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size07", STAMUNIT_OCCURENCES, "Number of 7 byte accesses.");
371 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[7], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size08", STAMUNIT_OCCURENCES, "Number of 8 byte accesses.");
372 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[8], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size09", STAMUNIT_OCCURENCES, "Number of 9 byte accesses.");
373 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[9], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size0a", STAMUNIT_OCCURENCES, "Number of 10 byte accesses.");
374 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[10], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size0b", STAMUNIT_OCCURENCES, "Number of 11 byte accesses.");
375 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[11], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size0c", STAMUNIT_OCCURENCES, "Number of 12 byte accesses.");
376 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[12], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size0d", STAMUNIT_OCCURENCES, "Number of 13 byte accesses.");
377 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[13], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size0e", STAMUNIT_OCCURENCES, "Number of 14 byte accesses.");
378 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[14], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size0f", STAMUNIT_OCCURENCES, "Number of 15 byte accesses.");
379 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[15], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size10", STAMUNIT_OCCURENCES, "Number of 16 byte accesses.");
380 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[16], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size11-2f", STAMUNIT_OCCURENCES, "Number of 17-31 byte accesses.");
381 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[17], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size20-3f", STAMUNIT_OCCURENCES, "Number of 32-63 byte accesses.");
382 STAM_REG(pVM, &pPool->aStatMonitorRZSizes[18], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Size40+", STAMUNIT_OCCURENCES, "Number of 64+ byte accesses.");
383 STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[0], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Misaligned1", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 1.");
384 STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[1], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Misaligned2", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 2.");
385 STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[2], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Misaligned3", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 3.");
386 STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[3], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Misaligned4", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 4.");
387 STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[4], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Misaligned5", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 5.");
388 STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[5], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Misaligned6", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 6.");
389 STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[6], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/Misaligned7", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 7.");
390
391 STAM_REG(pVM, &pPool->StatMonitorRZFaultPT, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/Fault/PT", STAMUNIT_OCCURENCES, "Nr of handled PT faults.");
392 STAM_REG(pVM, &pPool->StatMonitorRZFaultPD, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/Fault/PD", STAMUNIT_OCCURENCES, "Nr of handled PD faults.");
393 STAM_REG(pVM, &pPool->StatMonitorRZFaultPDPT, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/Fault/PDPT", STAMUNIT_OCCURENCES, "Nr of handled PDPT faults.");
394 STAM_REG(pVM, &pPool->StatMonitorRZFaultPML4, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/Fault/PML4", STAMUNIT_OCCURENCES, "Nr of handled PML4 faults.");
395
396 STAM_REG(pVM, &pPool->StatMonitorR3, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3", STAMUNIT_TICKS_PER_CALL, "Profiling the R3 access handler.");
397 STAM_REG(pVM, &pPool->StatMonitorR3FlushPage, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/FlushPage", STAMUNIT_TICKS_PER_CALL, "Profiling the pgmPoolFlushPage calls made from the R3 access handler.");
398 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[0], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size01", STAMUNIT_OCCURENCES, "Number of 1 byte accesses (R3).");
399 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[1], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size02", STAMUNIT_OCCURENCES, "Number of 2 byte accesses (R3).");
400 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[2], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size03", STAMUNIT_OCCURENCES, "Number of 3 byte accesses (R3).");
401 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[3], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size04", STAMUNIT_OCCURENCES, "Number of 4 byte accesses (R3).");
402 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[4], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size05", STAMUNIT_OCCURENCES, "Number of 5 byte accesses (R3).");
403 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[5], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size06", STAMUNIT_OCCURENCES, "Number of 6 byte accesses (R3).");
404 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[6], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size07", STAMUNIT_OCCURENCES, "Number of 7 byte accesses (R3).");
405 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[7], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size08", STAMUNIT_OCCURENCES, "Number of 8 byte accesses (R3).");
406 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[8], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size09", STAMUNIT_OCCURENCES, "Number of 9 byte accesses (R3).");
407 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[9], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size0a", STAMUNIT_OCCURENCES, "Number of 10 byte accesses (R3).");
408 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[10], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size0b", STAMUNIT_OCCURENCES, "Number of 11 byte accesses (R3).");
409 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[11], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size0c", STAMUNIT_OCCURENCES, "Number of 12 byte accesses (R3).");
410 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[12], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size0d", STAMUNIT_OCCURENCES, "Number of 13 byte accesses (R3).");
411 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[13], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size0e", STAMUNIT_OCCURENCES, "Number of 14 byte accesses (R3).");
412 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[14], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size0f", STAMUNIT_OCCURENCES, "Number of 15 byte accesses (R3).");
413 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[15], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size10", STAMUNIT_OCCURENCES, "Number of 16 byte accesses (R3).");
414 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[16], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size11-2f", STAMUNIT_OCCURENCES, "Number of 17-31 byte accesses.");
415 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[17], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size20-3f", STAMUNIT_OCCURENCES, "Number of 32-63 byte accesses.");
416 STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[18], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Size40+", STAMUNIT_OCCURENCES, "Number of 64+ byte accesses.");
417 STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[0], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Misaligned1", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 1 in R3.");
418 STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[1], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Misaligned2", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 2 in R3.");
419 STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[2], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Misaligned3", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 3 in R3.");
420 STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[3], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Misaligned4", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 4 in R3.");
421 STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[4], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Misaligned5", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 5 in R3.");
422 STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[5], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Misaligned6", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 6 in R3.");
423 STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[6], STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/Misaligned7", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 7 in R3.");
424
425 STAM_REG(pVM, &pPool->StatMonitorR3FaultPT, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Fault/PT", STAMUNIT_OCCURENCES, "Nr of handled PT faults.");
426 STAM_REG(pVM, &pPool->StatMonitorR3FaultPD, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Fault/PD", STAMUNIT_OCCURENCES, "Nr of handled PD faults.");
427 STAM_REG(pVM, &pPool->StatMonitorR3FaultPDPT, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Fault/PDPT", STAMUNIT_OCCURENCES, "Nr of handled PDPT faults.");
428 STAM_REG(pVM, &pPool->StatMonitorR3FaultPML4, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Fault/PML4", STAMUNIT_OCCURENCES, "Nr of handled PML4 faults.");
429
430 STAM_REG(pVM, &pPool->cModifiedPages, STAMTYPE_U16, "/PGM/Pool/Monitor/cModifiedPages", STAMUNIT_PAGES, "The current cModifiedPages value.");
431 STAM_REG(pVM, &pPool->cModifiedPagesHigh, STAMTYPE_U16_RESET, "/PGM/Pool/Monitor/cModifiedPagesHigh", STAMUNIT_PAGES, "The high watermark for cModifiedPages.");
432 STAM_REG(pVM, &pPool->StatResetDirtyPages, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/Dirty/Resets", STAMUNIT_OCCURENCES, "Times we've called pgmPoolResetDirtyPages (and there were dirty page).");
433 STAM_REG(pVM, &pPool->StatDirtyPage, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/Dirty/Pages", STAMUNIT_OCCURENCES, "Times we've called pgmPoolAddDirtyPage.");
434 STAM_REG(pVM, &pPool->StatDirtyPageDupFlush, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/Dirty/FlushDup", STAMUNIT_OCCURENCES, "Times we've had to flush duplicates for dirty page management.");
435 STAM_REG(pVM, &pPool->StatDirtyPageOverFlowFlush, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/Dirty/FlushOverflow",STAMUNIT_OCCURENCES, "Times we've had to flush because of overflow.");
436 STAM_REG(pVM, &pPool->StatCacheHits, STAMTYPE_COUNTER, "/PGM/Pool/Cache/Hits", STAMUNIT_OCCURENCES, "The number of pgmPoolAlloc calls satisfied by the cache.");
437 STAM_REG(pVM, &pPool->StatCacheMisses, STAMTYPE_COUNTER, "/PGM/Pool/Cache/Misses", STAMUNIT_OCCURENCES, "The number of pgmPoolAlloc calls not statisfied by the cache.");
438 STAM_REG(pVM, &pPool->StatCacheKindMismatches, STAMTYPE_COUNTER, "/PGM/Pool/Cache/KindMismatches", STAMUNIT_OCCURENCES, "The number of shadow page kind mismatches. (Better be low, preferably 0!)");
439 STAM_REG(pVM, &pPool->StatCacheFreeUpOne, STAMTYPE_COUNTER, "/PGM/Pool/Cache/FreeUpOne", STAMUNIT_OCCURENCES, "The number of times the cache was asked to free up a page.");
440 STAM_REG(pVM, &pPool->StatCacheCacheable, STAMTYPE_COUNTER, "/PGM/Pool/Cache/Cacheable", STAMUNIT_OCCURENCES, "The number of cacheable allocations.");
441 STAM_REG(pVM, &pPool->StatCacheUncacheable, STAMTYPE_COUNTER, "/PGM/Pool/Cache/Uncacheable", STAMUNIT_OCCURENCES, "The number of uncacheable allocations.");
442#endif /* VBOX_WITH_STATISTICS */
443
444#ifdef VBOX_WITH_DEBUGGER
445 /*
446 * Debugger commands.
447 */
448 static bool s_fRegisteredCmds = false;
449 if (!s_fRegisteredCmds)
450 {
451 rc = DBGCRegisterCommands(&g_aCmds[0], RT_ELEMENTS(g_aCmds));
452 if (RT_SUCCESS(rc))
453 s_fRegisteredCmds = true;
454 }
455#endif
456
457 return VINF_SUCCESS;
458}
459
460
461/**
462 * Relocate the page pool data.
463 *
464 * @param pVM The cross context VM structure.
465 */
466void pgmR3PoolRelocate(PVM pVM)
467{
468 RT_NOREF(pVM);
469}
470
471
472/**
473 * Grows the shadow page pool.
474 *
475 * I.e. adds more pages to it, assuming that hasn't reached cMaxPages yet.
476 *
477 * @returns VBox status code.
478 * @param pVM The cross context VM structure.
479 * @param pVCpu The cross context virtual CPU structure of the calling EMT.
480 */
481VMMR3_INT_DECL(int) PGMR3PoolGrow(PVM pVM, PVMCPU pVCpu)
482{
483 /* This used to do a lot of stuff, but it has moved to ring-0 (PGMR0PoolGrow). */
484 AssertReturn(pVM->pgm.s.pPoolR3->cCurPages < pVM->pgm.s.pPoolR3->cMaxPages, VERR_PGM_POOL_MAXED_OUT_ALREADY);
485 int rc = VMMR3CallR0Emt(pVM, pVCpu, VMMR0_DO_PGM_POOL_GROW, 0, NULL);
486 if (rc == VINF_SUCCESS)
487 return rc;
488 LogRel(("PGMR3PoolGrow: rc=%Rrc cCurPages=%#x cMaxPages=%#x\n",
489 rc, pVM->pgm.s.pPoolR3->cCurPages, pVM->pgm.s.pPoolR3->cMaxPages));
490 if (pVM->pgm.s.pPoolR3->cCurPages > 128 && RT_FAILURE_NP(rc))
491 return -rc;
492 return rc;
493}
494
495
496/**
497 * Rendezvous callback used by pgmR3PoolClearAll that clears all shadow pages
498 * and all modification counters.
499 *
500 * This is only called on one of the EMTs while the other ones are waiting for
501 * it to complete this function.
502 *
503 * @returns VINF_SUCCESS (VBox strict status code).
504 * @param pVM The cross context VM structure.
505 * @param pVCpu The cross context virtual CPU structure of the calling EMT. Unused.
506 * @param fpvFlushRemTlb When not NULL, we'll flush the REM TLB as well.
507 * (This is the pvUser, so it has to be void *.)
508 *
509 */
510DECLCALLBACK(VBOXSTRICTRC) pgmR3PoolClearAllRendezvous(PVM pVM, PVMCPU pVCpu, void *fpvFlushRemTlb)
511{
512 PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
513 STAM_PROFILE_START(&pPool->StatClearAll, c);
514 NOREF(pVCpu);
515
516 pgmLock(pVM);
517 Log(("pgmR3PoolClearAllRendezvous: cUsedPages=%d fpvFlushRemTlb=%RTbool\n", pPool->cUsedPages, !!fpvFlushRemTlb));
518
519 /*
520 * Iterate all the pages until we've encountered all that are in use.
521 * This is a simple but not quite optimal solution.
522 */
523 unsigned cModifiedPages = 0; NOREF(cModifiedPages);
524 unsigned cLeft = pPool->cUsedPages;
525 uint32_t iPage = pPool->cCurPages;
526 while (--iPage >= PGMPOOL_IDX_FIRST)
527 {
528 PPGMPOOLPAGE pPage = &pPool->aPages[iPage];
529 if (pPage->GCPhys != NIL_RTGCPHYS)
530 {
531 switch (pPage->enmKind)
532 {
533 /*
534 * We only care about shadow page tables that reference physical memory
535 */
536#ifdef PGM_WITH_LARGE_PAGES
537 case PGMPOOLKIND_PAE_PD_PHYS: /* Large pages reference 2 MB of physical memory, so we must clear them. */
538 if (pPage->cPresent)
539 {
540 PX86PDPAE pShwPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR_V2(pPool->CTX_SUFF(pVM), pVCpu, pPage);
541 for (unsigned i = 0; i < RT_ELEMENTS(pShwPD->a); i++)
542 {
543 if ( pShwPD->a[i].n.u1Present
544 && pShwPD->a[i].b.u1Size)
545 {
546# ifndef PGM_WITHOUT_MAPPINGS
547 Assert(!(pShwPD->a[i].u & PGM_PDFLAGS_MAPPING));
548# endif
549 pShwPD->a[i].u = 0;
550 Assert(pPage->cPresent);
551 pPage->cPresent--;
552 }
553 }
554 if (pPage->cPresent == 0)
555 pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
556 }
557 goto default_case;
558
559 case PGMPOOLKIND_EPT_PD_FOR_PHYS: /* Large pages reference 2 MB of physical memory, so we must clear them. */
560 if (pPage->cPresent)
561 {
562 PEPTPD pShwPD = (PEPTPD)PGMPOOL_PAGE_2_PTR_V2(pPool->CTX_SUFF(pVM), pVCpu, pPage);
563 for (unsigned i = 0; i < RT_ELEMENTS(pShwPD->a); i++)
564 {
565 Assert((pShwPD->a[i].u & UINT64_C(0xfff0000000000f80)) == 0);
566 if ((pShwPD->a[i].u & (EPT_E_READ | EPT_E_LEAF)) == (EPT_E_READ | EPT_E_LEAF))
567 {
568# ifndef PGM_WITHOUT_MAPPINGS
569 Assert(!(pShwPD->a[i].u & PGM_PDFLAGS_MAPPING));
570# endif
571 pShwPD->a[i].u = 0;
572 Assert(pPage->cPresent);
573 pPage->cPresent--;
574 }
575 }
576 if (pPage->cPresent == 0)
577 pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
578 }
579 goto default_case;
580#endif /* PGM_WITH_LARGE_PAGES */
581
582 case PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT:
583 case PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB:
584 case PGMPOOLKIND_PAE_PT_FOR_32BIT_PT:
585 case PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB:
586 case PGMPOOLKIND_PAE_PT_FOR_PAE_PT:
587 case PGMPOOLKIND_PAE_PT_FOR_PAE_2MB:
588 case PGMPOOLKIND_32BIT_PT_FOR_PHYS:
589 case PGMPOOLKIND_PAE_PT_FOR_PHYS:
590 case PGMPOOLKIND_EPT_PT_FOR_PHYS:
591 {
592 if (pPage->cPresent)
593 {
594 void *pvShw = PGMPOOL_PAGE_2_PTR_V2(pPool->CTX_SUFF(pVM), pVCpu, pPage);
595 STAM_PROFILE_START(&pPool->StatZeroPage, z);
596#if 0
597 /* Useful check for leaking references; *very* expensive though. */
598 switch (pPage->enmKind)
599 {
600 case PGMPOOLKIND_PAE_PT_FOR_32BIT_PT:
601 case PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB:
602 case PGMPOOLKIND_PAE_PT_FOR_PAE_PT:
603 case PGMPOOLKIND_PAE_PT_FOR_PAE_2MB:
604 case PGMPOOLKIND_PAE_PT_FOR_PHYS:
605 {
606 bool fFoundFirst = false;
607 PPGMSHWPTPAE pPT = (PPGMSHWPTPAE)pvShw;
608 for (unsigned ptIndex = 0; ptIndex < RT_ELEMENTS(pPT->a); ptIndex++)
609 {
610 if (pPT->a[ptIndex].u)
611 {
612 if (!fFoundFirst)
613 {
614 AssertFatalMsg(pPage->iFirstPresent <= ptIndex, ("ptIndex = %d first present = %d\n", ptIndex, pPage->iFirstPresent));
615 if (pPage->iFirstPresent != ptIndex)
616 Log(("ptIndex = %d first present = %d\n", ptIndex, pPage->iFirstPresent));
617 fFoundFirst = true;
618 }
619 if (PGMSHWPTEPAE_IS_P(pPT->a[ptIndex]))
620 {
621 pgmPoolTracDerefGCPhysHint(pPool, pPage, PGMSHWPTEPAE_GET_HCPHYS(pPT->a[ptIndex]), NIL_RTGCPHYS);
622 if (pPage->iFirstPresent == ptIndex)
623 pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
624 }
625 }
626 }
627 AssertFatalMsg(pPage->cPresent == 0, ("cPresent = %d pPage = %RGv\n", pPage->cPresent, pPage->GCPhys));
628 break;
629 }
630 default:
631 break;
632 }
633#endif
634 ASMMemZeroPage(pvShw);
635 STAM_PROFILE_STOP(&pPool->StatZeroPage, z);
636 pPage->cPresent = 0;
637 pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
638 }
639 }
640 RT_FALL_THRU();
641 default:
642#ifdef PGM_WITH_LARGE_PAGES
643 default_case:
644#endif
645 Assert(!pPage->cModifications || ++cModifiedPages);
646 Assert(pPage->iModifiedNext == NIL_PGMPOOL_IDX || pPage->cModifications);
647 Assert(pPage->iModifiedPrev == NIL_PGMPOOL_IDX || pPage->cModifications);
648 pPage->iModifiedNext = NIL_PGMPOOL_IDX;
649 pPage->iModifiedPrev = NIL_PGMPOOL_IDX;
650 pPage->cModifications = 0;
651 break;
652
653 }
654 if (!--cLeft)
655 break;
656 }
657 }
658
659#ifndef DEBUG_michael
660 AssertMsg(cModifiedPages == pPool->cModifiedPages, ("%d != %d\n", cModifiedPages, pPool->cModifiedPages));
661#endif
662 pPool->iModifiedHead = NIL_PGMPOOL_IDX;
663 pPool->cModifiedPages = 0;
664
665 /*
666 * Clear all the GCPhys links and rebuild the phys ext free list.
667 */
668 for (PPGMRAMRANGE pRam = pPool->CTX_SUFF(pVM)->pgm.s.CTX_SUFF(pRamRangesX);
669 pRam;
670 pRam = pRam->CTX_SUFF(pNext))
671 {
672 iPage = pRam->cb >> PAGE_SHIFT;
673 while (iPage-- > 0)
674 PGM_PAGE_SET_TRACKING(pVM, &pRam->aPages[iPage], 0);
675 }
676
677 pPool->iPhysExtFreeHead = 0;
678 PPGMPOOLPHYSEXT paPhysExts = pPool->CTX_SUFF(paPhysExts);
679 const unsigned cMaxPhysExts = pPool->cMaxPhysExts;
680 for (unsigned i = 0; i < cMaxPhysExts; i++)
681 {
682 paPhysExts[i].iNext = i + 1;
683 paPhysExts[i].aidx[0] = NIL_PGMPOOL_IDX;
684 paPhysExts[i].apte[0] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
685 paPhysExts[i].aidx[1] = NIL_PGMPOOL_IDX;
686 paPhysExts[i].apte[1] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
687 paPhysExts[i].aidx[2] = NIL_PGMPOOL_IDX;
688 paPhysExts[i].apte[2] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
689 }
690 paPhysExts[cMaxPhysExts - 1].iNext = NIL_PGMPOOL_PHYSEXT_INDEX;
691
692
693#ifdef PGMPOOL_WITH_OPTIMIZED_DIRTY_PT
694 /* Reset all dirty pages to reactivate the page monitoring. */
695 /* Note: we must do this *after* clearing all page references and shadow page tables as there might be stale references to
696 * recently removed MMIO ranges around that might otherwise end up asserting in pgmPoolTracDerefGCPhysHint
697 */
698 for (unsigned i = 0; i < RT_ELEMENTS(pPool->aDirtyPages); i++)
699 {
700 unsigned idxPage = pPool->aidxDirtyPages[i];
701 if (idxPage == NIL_PGMPOOL_IDX)
702 continue;
703
704 PPGMPOOLPAGE pPage = &pPool->aPages[idxPage];
705 Assert(pPage->idx == idxPage);
706 Assert(pPage->iMonitoredNext == NIL_PGMPOOL_IDX && pPage->iMonitoredPrev == NIL_PGMPOOL_IDX);
707
708 AssertMsg(pPage->fDirty, ("Page %RGp (slot=%d) not marked dirty!", pPage->GCPhys, i));
709
710 Log(("Reactivate dirty page %RGp\n", pPage->GCPhys));
711
712 /* First write protect the page again to catch all write accesses. (before checking for changes -> SMP) */
713 int rc = PGMHandlerPhysicalReset(pVM, pPage->GCPhys & PAGE_BASE_GC_MASK);
714 AssertRCSuccess(rc);
715 pPage->fDirty = false;
716
717 pPool->aidxDirtyPages[i] = NIL_PGMPOOL_IDX;
718 }
719
720 /* Clear all dirty pages. */
721 pPool->idxFreeDirtyPage = 0;
722 pPool->cDirtyPages = 0;
723#endif
724
725 /* Clear the PGM_SYNC_CLEAR_PGM_POOL flag on all VCPUs to prevent redundant flushes. */
726 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
727 pVM->apCpusR3[idCpu]->pgm.s.fSyncFlags &= ~PGM_SYNC_CLEAR_PGM_POOL;
728
729 /* Flush job finished. */
730 VM_FF_CLEAR(pVM, VM_FF_PGM_POOL_FLUSH_PENDING);
731 pPool->cPresent = 0;
732 pgmUnlock(pVM);
733
734 PGM_INVL_ALL_VCPU_TLBS(pVM);
735
736 if (fpvFlushRemTlb)
737 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
738 CPUMSetChangedFlags(pVM->apCpusR3[idCpu], CPUM_CHANGED_GLOBAL_TLB_FLUSH);
739
740 STAM_PROFILE_STOP(&pPool->StatClearAll, c);
741 return VINF_SUCCESS;
742}
743
744
745/**
746 * Clears the shadow page pool.
747 *
748 * @param pVM The cross context VM structure.
749 * @param fFlushRemTlb When set, the REM TLB is scheduled for flushing as
750 * well.
751 */
752void pgmR3PoolClearAll(PVM pVM, bool fFlushRemTlb)
753{
754 int rc = VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ONCE, pgmR3PoolClearAllRendezvous, &fFlushRemTlb);
755 AssertRC(rc);
756}
757
758
759/**
760 * Protect all pgm pool page table entries to monitor writes
761 *
762 * @param pVM The cross context VM structure.
763 *
764 * @remarks ASSUMES the caller will flush all TLBs!!
765 */
766void pgmR3PoolWriteProtectPages(PVM pVM)
767{
768 PGM_LOCK_ASSERT_OWNER(pVM);
769 PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
770 unsigned cLeft = pPool->cUsedPages;
771 unsigned iPage = pPool->cCurPages;
772 while (--iPage >= PGMPOOL_IDX_FIRST)
773 {
774 PPGMPOOLPAGE pPage = &pPool->aPages[iPage];
775 if ( pPage->GCPhys != NIL_RTGCPHYS
776 && pPage->cPresent)
777 {
778 union
779 {
780 void *pv;
781 PX86PT pPT;
782 PPGMSHWPTPAE pPTPae;
783 PEPTPT pPTEpt;
784 } uShw;
785 uShw.pv = PGMPOOL_PAGE_2_PTR(pVM, pPage);
786
787 switch (pPage->enmKind)
788 {
789 /*
790 * We only care about shadow page tables.
791 */
792 case PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT:
793 case PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB:
794 case PGMPOOLKIND_32BIT_PT_FOR_PHYS:
795 for (unsigned iShw = 0; iShw < RT_ELEMENTS(uShw.pPT->a); iShw++)
796 {
797 if (uShw.pPT->a[iShw].n.u1Present)
798 uShw.pPT->a[iShw].n.u1Write = 0;
799 }
800 break;
801
802 case PGMPOOLKIND_PAE_PT_FOR_32BIT_PT:
803 case PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB:
804 case PGMPOOLKIND_PAE_PT_FOR_PAE_PT:
805 case PGMPOOLKIND_PAE_PT_FOR_PAE_2MB:
806 case PGMPOOLKIND_PAE_PT_FOR_PHYS:
807 for (unsigned iShw = 0; iShw < RT_ELEMENTS(uShw.pPTPae->a); iShw++)
808 {
809 if (PGMSHWPTEPAE_IS_P(uShw.pPTPae->a[iShw]))
810 PGMSHWPTEPAE_SET_RO(uShw.pPTPae->a[iShw]);
811 }
812 break;
813
814 case PGMPOOLKIND_EPT_PT_FOR_PHYS:
815 for (unsigned iShw = 0; iShw < RT_ELEMENTS(uShw.pPTEpt->a); iShw++)
816 {
817 if (uShw.pPTEpt->a[iShw].u & EPT_E_READ)
818 uShw.pPTEpt->a[iShw].u &= ~(X86PGPAEUINT)EPT_E_WRITE;
819 }
820 break;
821
822 default:
823 break;
824 }
825 if (!--cLeft)
826 break;
827 }
828 }
829}
830
831#ifdef VBOX_WITH_DEBUGGER
832/**
833 * @callback_method_impl{FNDBGCCMD, The '.pgmpoolcheck' command.}
834 */
835static DECLCALLBACK(int) pgmR3PoolCmdCheck(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PUVM pUVM, PCDBGCVAR paArgs, unsigned cArgs)
836{
837 DBGC_CMDHLP_REQ_UVM_RET(pCmdHlp, pCmd, pUVM);
838 PVM pVM = pUVM->pVM;
839 VM_ASSERT_VALID_EXT_RETURN(pVM, VERR_INVALID_VM_HANDLE);
840 DBGC_CMDHLP_ASSERT_PARSER_RET(pCmdHlp, pCmd, -1, cArgs == 0);
841 uint32_t cErrors = 0;
842 NOREF(paArgs);
843
844 PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
845 for (unsigned i = 0; i < pPool->cCurPages; i++)
846 {
847 PPGMPOOLPAGE pPage = &pPool->aPages[i];
848 bool fFirstMsg = true;
849
850 /** @todo cover other paging modes too. */
851 if (pPage->enmKind == PGMPOOLKIND_PAE_PT_FOR_PAE_PT)
852 {
853 PPGMSHWPTPAE pShwPT = (PPGMSHWPTPAE)PGMPOOL_PAGE_2_PTR(pPool->CTX_SUFF(pVM), pPage);
854 {
855 PX86PTPAE pGstPT;
856 PGMPAGEMAPLOCK LockPage;
857 int rc = PGMPhysGCPhys2CCPtrReadOnly(pVM, pPage->GCPhys, (const void **)&pGstPT, &LockPage); AssertReleaseRC(rc);
858
859 /* Check if any PTEs are out of sync. */
860 for (unsigned j = 0; j < RT_ELEMENTS(pShwPT->a); j++)
861 {
862 if (PGMSHWPTEPAE_IS_P(pShwPT->a[j]))
863 {
864 RTHCPHYS HCPhys = NIL_RTHCPHYS;
865 rc = PGMPhysGCPhys2HCPhys(pPool->CTX_SUFF(pVM), pGstPT->a[j].u & X86_PTE_PAE_PG_MASK, &HCPhys);
866 if ( rc != VINF_SUCCESS
867 || PGMSHWPTEPAE_GET_HCPHYS(pShwPT->a[j]) != HCPhys)
868 {
869 if (fFirstMsg)
870 {
871 DBGCCmdHlpPrintf(pCmdHlp, "Check pool page %RGp\n", pPage->GCPhys);
872 fFirstMsg = false;
873 }
874 DBGCCmdHlpPrintf(pCmdHlp, "Mismatch HCPhys: rc=%Rrc idx=%d guest %RX64 shw=%RX64 vs %RHp\n", rc, j, pGstPT->a[j].u, PGMSHWPTEPAE_GET_LOG(pShwPT->a[j]), HCPhys);
875 cErrors++;
876 }
877 else if ( PGMSHWPTEPAE_IS_RW(pShwPT->a[j])
878 && !pGstPT->a[j].n.u1Write)
879 {
880 if (fFirstMsg)
881 {
882 DBGCCmdHlpPrintf(pCmdHlp, "Check pool page %RGp\n", pPage->GCPhys);
883 fFirstMsg = false;
884 }
885 DBGCCmdHlpPrintf(pCmdHlp, "Mismatch r/w gst/shw: idx=%d guest %RX64 shw=%RX64 vs %RHp\n", j, pGstPT->a[j].u, PGMSHWPTEPAE_GET_LOG(pShwPT->a[j]), HCPhys);
886 cErrors++;
887 }
888 }
889 }
890 PGMPhysReleasePageMappingLock(pVM, &LockPage);
891 }
892
893 /* Make sure this page table can't be written to from any shadow mapping. */
894 RTHCPHYS HCPhysPT = NIL_RTHCPHYS;
895 int rc = PGMPhysGCPhys2HCPhys(pPool->CTX_SUFF(pVM), pPage->GCPhys, &HCPhysPT);
896 AssertMsgRC(rc, ("PGMPhysGCPhys2HCPhys failed with rc=%d for %RGp\n", rc, pPage->GCPhys));
897 if (rc == VINF_SUCCESS)
898 {
899 for (unsigned j = 0; j < pPool->cCurPages; j++)
900 {
901 PPGMPOOLPAGE pTempPage = &pPool->aPages[j];
902
903 if (pTempPage->enmKind == PGMPOOLKIND_PAE_PT_FOR_PAE_PT)
904 {
905 PPGMSHWPTPAE pShwPT2 = (PPGMSHWPTPAE)PGMPOOL_PAGE_2_PTR(pPool->CTX_SUFF(pVM), pTempPage);
906
907 for (unsigned k = 0; k < RT_ELEMENTS(pShwPT->a); k++)
908 {
909 if ( PGMSHWPTEPAE_IS_P_RW(pShwPT2->a[k])
910# ifdef PGMPOOL_WITH_OPTIMIZED_DIRTY_PT
911 && !pPage->fDirty
912# endif
913 && PGMSHWPTEPAE_GET_HCPHYS(pShwPT2->a[k]) == HCPhysPT)
914 {
915 if (fFirstMsg)
916 {
917 DBGCCmdHlpPrintf(pCmdHlp, "Check pool page %RGp\n", pPage->GCPhys);
918 fFirstMsg = false;
919 }
920 DBGCCmdHlpPrintf(pCmdHlp, "Mismatch: r/w: GCPhys=%RGp idx=%d shw %RX64 %RX64\n", pTempPage->GCPhys, k, PGMSHWPTEPAE_GET_LOG(pShwPT->a[k]), PGMSHWPTEPAE_GET_LOG(pShwPT2->a[k]));
921 cErrors++;
922 }
923 }
924 }
925 }
926 }
927 }
928 }
929 if (cErrors > 0)
930 return DBGCCmdHlpFail(pCmdHlp, pCmd, "Found %#x errors", cErrors);
931 return VINF_SUCCESS;
932}
933#endif /* VBOX_WITH_DEBUGGER */
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette