1 | /* $Id: IOM.cpp 99051 2023-03-19 16:40:06Z vboxsync $ */
|
---|
2 | /** @file
|
---|
3 | * IOM - Input / Output Monitor.
|
---|
4 | */
|
---|
5 |
|
---|
6 | /*
|
---|
7 | * Copyright (C) 2006-2023 Oracle and/or its affiliates.
|
---|
8 | *
|
---|
9 | * This file is part of VirtualBox base platform packages, as
|
---|
10 | * available from https://www.virtualbox.org.
|
---|
11 | *
|
---|
12 | * This program is free software; you can redistribute it and/or
|
---|
13 | * modify it under the terms of the GNU General Public License
|
---|
14 | * as published by the Free Software Foundation, in version 3 of the
|
---|
15 | * License.
|
---|
16 | *
|
---|
17 | * This program is distributed in the hope that it will be useful, but
|
---|
18 | * WITHOUT ANY WARRANTY; without even the implied warranty of
|
---|
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
---|
20 | * General Public License for more details.
|
---|
21 | *
|
---|
22 | * You should have received a copy of the GNU General Public License
|
---|
23 | * along with this program; if not, see <https://www.gnu.org/licenses>.
|
---|
24 | *
|
---|
25 | * SPDX-License-Identifier: GPL-3.0-only
|
---|
26 | */
|
---|
27 |
|
---|
28 |
|
---|
29 | /** @page pg_iom IOM - The Input / Output Monitor
|
---|
30 | *
|
---|
31 | * The input/output monitor will handle I/O exceptions routing them to the
|
---|
32 | * appropriate device. It implements an API to register and deregister virtual
|
---|
33 | * I/0 port handlers and memory mapped I/O handlers. A handler is PDM devices
|
---|
34 | * and a set of callback functions.
|
---|
35 | *
|
---|
36 | * @see grp_iom
|
---|
37 | *
|
---|
38 | *
|
---|
39 | * @section sec_iom_rawmode Raw-Mode
|
---|
40 | *
|
---|
41 | * In raw-mode I/O port access is trapped (\#GP(0)) by ensuring that the actual
|
---|
42 | * IOPL is 0 regardless of what the guest IOPL is. The \#GP handler use the
|
---|
43 | * disassembler (DIS) to figure which instruction caused it (there are a number
|
---|
44 | * of instructions in addition to the I/O ones) and if it's an I/O port access
|
---|
45 | * it will hand it to IOMRCIOPortHandler (via EMInterpretPortIO).
|
---|
46 | * IOMRCIOPortHandler will lookup the port in the AVL tree of registered
|
---|
47 | * handlers. If found, the handler will be called otherwise default action is
|
---|
48 | * taken. (Default action is to write into the void and read all set bits.)
|
---|
49 | *
|
---|
50 | * Memory Mapped I/O (MMIO) is implemented as a slightly special case of PGM
|
---|
51 | * access handlers. An MMIO range is registered with IOM which then registers it
|
---|
52 | * with the PGM access handler sub-system. The access handler catches all
|
---|
53 | * access and will be called in the context of a \#PF handler. In RC and R0 this
|
---|
54 | * handler is iomMmioPfHandler while in ring-3 it's iomR3MmioHandler (although
|
---|
55 | * in ring-3 there can be alternative ways). iomMmioPfHandler will attempt to
|
---|
56 | * emulate the instruction that is doing the access and pass the corresponding
|
---|
57 | * reads / writes to the device.
|
---|
58 | *
|
---|
59 | * Emulating I/O port access is less complex and should be slightly faster than
|
---|
60 | * emulating MMIO, so in most cases we should encourage the OS to use port I/O.
|
---|
61 | * Devices which are frequently accessed should register GC handlers to speed up
|
---|
62 | * execution.
|
---|
63 | *
|
---|
64 | *
|
---|
65 | * @section sec_iom_hm Hardware Assisted Virtualization Mode
|
---|
66 | *
|
---|
67 | * When running in hardware assisted virtualization mode we'll be doing much the
|
---|
68 | * same things as in raw-mode. The main difference is that we're running in the
|
---|
69 | * host ring-0 context and that we don't get faults (\#GP(0) and \#PG) but
|
---|
70 | * exits.
|
---|
71 | *
|
---|
72 | *
|
---|
73 | * @section sec_iom_rem Recompiled Execution Mode
|
---|
74 | *
|
---|
75 | * When running in the recompiler things are different. I/O port access is
|
---|
76 | * handled by calling IOMIOPortRead and IOMIOPortWrite directly. While MMIO can
|
---|
77 | * be handled in one of two ways. The normal way is that we have a registered a
|
---|
78 | * special RAM range with the recompiler and in the three callbacks (for byte,
|
---|
79 | * word and dword access) we call IOMMMIORead and IOMMMIOWrite directly. The
|
---|
80 | * alternative ways that the physical memory access which goes via PGM will take
|
---|
81 | * care of it by calling iomR3MmioHandler via the PGM access handler machinery
|
---|
82 | * - this shouldn't happen but it is an alternative...
|
---|
83 | *
|
---|
84 | *
|
---|
85 | * @section sec_iom_other Other Accesses
|
---|
86 | *
|
---|
87 | * I/O ports aren't really exposed in any other way, unless you count the
|
---|
88 | * instruction interpreter in EM, but that's just what we're doing in the
|
---|
89 | * raw-mode \#GP(0) case really. Now, it's possible to call IOMIOPortRead and
|
---|
90 | * IOMIOPortWrite directly to talk to a device, but this is really bad behavior
|
---|
91 | * and should only be done as temporary hacks (the PC BIOS device used to setup
|
---|
92 | * the CMOS this way back in the dark ages).
|
---|
93 | *
|
---|
94 | * MMIO has similar direct routes as the I/O ports and these shouldn't be used
|
---|
95 | * for the same reasons and with the same restrictions. OTOH since MMIO is
|
---|
96 | * mapped into the physical memory address space, it can be accessed in a number
|
---|
97 | * of ways thru PGM.
|
---|
98 | *
|
---|
99 | *
|
---|
100 | * @section sec_iom_logging Logging Levels
|
---|
101 | *
|
---|
102 | * Following assignments:
|
---|
103 | * - Level 5 is used for defering I/O port and MMIO writes to ring-3.
|
---|
104 | *
|
---|
105 | */
|
---|
106 |
|
---|
107 | /** @todo MMIO - simplifying the device end.
|
---|
108 | * - Add a return status for doing DBGFSTOP on access where there are no known
|
---|
109 | * registers.
|
---|
110 | * -
|
---|
111 | *
|
---|
112 | * */
|
---|
113 |
|
---|
114 |
|
---|
115 | /*********************************************************************************************************************************
|
---|
116 | * Header Files *
|
---|
117 | *********************************************************************************************************************************/
|
---|
118 | #define LOG_GROUP LOG_GROUP_IOM
|
---|
119 | #include <VBox/vmm/iom.h>
|
---|
120 | #include <VBox/vmm/cpum.h>
|
---|
121 | #include <VBox/vmm/pgm.h>
|
---|
122 | #include <VBox/sup.h>
|
---|
123 | #include <VBox/vmm/hm.h>
|
---|
124 | #include <VBox/vmm/mm.h>
|
---|
125 | #include <VBox/vmm/stam.h>
|
---|
126 | #include <VBox/vmm/dbgf.h>
|
---|
127 | #include <VBox/vmm/pdmapi.h>
|
---|
128 | #include <VBox/vmm/pdmdev.h>
|
---|
129 | #include "IOMInternal.h"
|
---|
130 | #include <VBox/vmm/vm.h>
|
---|
131 |
|
---|
132 | #include <VBox/param.h>
|
---|
133 | #include <iprt/assert.h>
|
---|
134 | #include <iprt/alloc.h>
|
---|
135 | #include <iprt/string.h>
|
---|
136 | #include <VBox/log.h>
|
---|
137 | #include <VBox/err.h>
|
---|
138 |
|
---|
139 |
|
---|
140 |
|
---|
141 | /**
|
---|
142 | * Initializes the IOM.
|
---|
143 | *
|
---|
144 | * @returns VBox status code.
|
---|
145 | * @param pVM The cross context VM structure.
|
---|
146 | */
|
---|
147 | VMMR3_INT_DECL(int) IOMR3Init(PVM pVM)
|
---|
148 | {
|
---|
149 | LogFlow(("IOMR3Init:\n"));
|
---|
150 |
|
---|
151 | /*
|
---|
152 | * Assert alignment and sizes.
|
---|
153 | */
|
---|
154 | AssertCompileMemberAlignment(VM, iom.s, 32);
|
---|
155 | AssertCompile(sizeof(pVM->iom.s) <= sizeof(pVM->iom.padding));
|
---|
156 | AssertCompileMemberAlignment(IOM, CritSect, sizeof(uintptr_t));
|
---|
157 |
|
---|
158 | /*
|
---|
159 | * Initialize the REM critical section.
|
---|
160 | */
|
---|
161 | #ifdef IOM_WITH_CRIT_SECT_RW
|
---|
162 | int rc = PDMR3CritSectRwInit(pVM, &pVM->iom.s.CritSect, RT_SRC_POS, "IOM Lock");
|
---|
163 | #else
|
---|
164 | int rc = PDMR3CritSectInit(pVM, &pVM->iom.s.CritSect, RT_SRC_POS, "IOM Lock");
|
---|
165 | #endif
|
---|
166 | AssertRCReturn(rc, rc);
|
---|
167 |
|
---|
168 | /*
|
---|
169 | * Register the MMIO access handler type.
|
---|
170 | */
|
---|
171 | rc = PGMR3HandlerPhysicalTypeRegister(pVM, PGMPHYSHANDLERKIND_MMIO, 0 /*fFlags*/,
|
---|
172 | iomMmioHandlerNew, "MMIO", &pVM->iom.s.hNewMmioHandlerType);
|
---|
173 | AssertRCReturn(rc, rc);
|
---|
174 |
|
---|
175 | /*
|
---|
176 | * Info.
|
---|
177 | */
|
---|
178 | #if !defined(VBOX_VMM_TARGET_ARMV8)
|
---|
179 | DBGFR3InfoRegisterInternal(pVM, "ioport", "Dumps all IOPort ranges. No arguments.", &iomR3IoPortInfo);
|
---|
180 | #endif
|
---|
181 | DBGFR3InfoRegisterInternal(pVM, "mmio", "Dumps all MMIO ranges. No arguments.", &iomR3MmioInfo);
|
---|
182 |
|
---|
183 | /*
|
---|
184 | * Statistics (names are somewhat contorted to make the registration
|
---|
185 | * sub-trees appear at the end of each group).
|
---|
186 | */
|
---|
187 | STAM_REG(pVM, &pVM->iom.s.StatIoPortCommits, STAMTYPE_COUNTER, "/IOM/IoPortCommits", STAMUNIT_OCCURENCES, "Number of ring-3 I/O port commits.");
|
---|
188 | STAM_REG(pVM, &pVM->iom.s.StatIoPortIn, STAMTYPE_COUNTER, "/IOM/IoPortIN", STAMUNIT_OCCURENCES, "Number of IN instructions (attempts)");
|
---|
189 | STAM_REG(pVM, &pVM->iom.s.StatIoPortInS, STAMTYPE_COUNTER, "/IOM/IoPortINS", STAMUNIT_OCCURENCES, "Number of INS instructions (attempts)");
|
---|
190 | STAM_REG(pVM, &pVM->iom.s.StatIoPortOutS, STAMTYPE_COUNTER, "/IOM/IoPortOUT", STAMUNIT_OCCURENCES, "Number of OUT instructions (attempts)");
|
---|
191 | STAM_REG(pVM, &pVM->iom.s.StatIoPortOutS, STAMTYPE_COUNTER, "/IOM/IoPortOUTS", STAMUNIT_OCCURENCES, "Number of OUTS instructions (attempts)");
|
---|
192 |
|
---|
193 | STAM_REG(pVM, &pVM->iom.s.StatMmioHandlerR3, STAMTYPE_COUNTER, "/IOM/MmioHandlerR3", STAMUNIT_OCCURENCES, "Number of calls to iomMmioHandlerNew from ring-3.");
|
---|
194 | STAM_REG(pVM, &pVM->iom.s.StatMmioHandlerR0, STAMTYPE_COUNTER, "/IOM/MmioHandlerR0", STAMUNIT_OCCURENCES, "Number of calls to iomMmioHandlerNew from ring-0.");
|
---|
195 | STAM_REG(pVM, &pVM->iom.s.StatMmioReadsR0ToR3, STAMTYPE_COUNTER, "/IOM/MmioR0ToR3Reads", STAMUNIT_OCCURENCES, "Number of reads deferred to ring-3.");
|
---|
196 | STAM_REG(pVM, &pVM->iom.s.StatMmioWritesR0ToR3, STAMTYPE_COUNTER, "/IOM/MmioR0ToR3Writes", STAMUNIT_OCCURENCES, "Number of writes deferred to ring-3.");
|
---|
197 | STAM_REG(pVM, &pVM->iom.s.StatMmioCommitsR0ToR3,STAMTYPE_COUNTER, "/IOM/MmioR0ToR3Commits", STAMUNIT_OCCURENCES, "Number of commits deferred to ring-3.");
|
---|
198 | STAM_REG(pVM, &pVM->iom.s.StatMmioPfHandler, STAMTYPE_PROFILE, "/IOM/MmioPfHandler", STAMUNIT_TICKS_PER_CALL, "Number of calls to iomMmioPfHandlerNew.");
|
---|
199 | STAM_REG(pVM, &pVM->iom.s.StatMmioPhysHandler, STAMTYPE_PROFILE, "/IOM/MmioPhysHandler", STAMUNIT_TICKS_PER_CALL, "Number of calls to IOMR0MmioPhysHandler.");
|
---|
200 | STAM_REG(pVM, &pVM->iom.s.StatMmioCommitsDirect,STAMTYPE_COUNTER, "/IOM/MmioCommitsDirect", STAMUNIT_OCCURENCES, "Number of ring-3 MMIO commits direct to handler via handle hint.");
|
---|
201 | STAM_REG(pVM, &pVM->iom.s.StatMmioCommitsPgm, STAMTYPE_COUNTER, "/IOM/MmioCommitsPgm", STAMUNIT_OCCURENCES, "Number of ring-3 MMIO commits via PGM.");
|
---|
202 | STAM_REL_REG(pVM, &pVM->iom.s.StatMmioStaleMappings, STAMTYPE_COUNTER, "/IOM/MmioMappingsStale", STAMUNIT_TICKS_PER_CALL, "Number of times iomMmioHandlerNew got a call for a remapped range at the old mapping.");
|
---|
203 | STAM_REL_REG(pVM, &pVM->iom.s.StatMmioTooDeepRecursion, STAMTYPE_COUNTER, "/IOM/MmioTooDeepRecursion", STAMUNIT_OCCURENCES, "Number of times iomMmioHandlerNew detected too deep recursion and took default action.");
|
---|
204 | STAM_REG(pVM, &pVM->iom.s.StatMmioDevLockContentionR0, STAMTYPE_COUNTER, "/IOM/MmioDevLockContentionR0", STAMUNIT_OCCURENCES, "Number of device lock contention force return to ring-3.");
|
---|
205 |
|
---|
206 | LogFlow(("IOMR3Init: returns VINF_SUCCESS\n"));
|
---|
207 | return VINF_SUCCESS;
|
---|
208 | }
|
---|
209 |
|
---|
210 |
|
---|
211 | /**
|
---|
212 | * Called when a VM initialization stage is completed.
|
---|
213 | *
|
---|
214 | * @returns VBox status code.
|
---|
215 | * @param pVM The cross context VM structure.
|
---|
216 | * @param enmWhat The initialization state that was completed.
|
---|
217 | */
|
---|
218 | VMMR3_INT_DECL(int) IOMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat)
|
---|
219 | {
|
---|
220 | #ifdef VBOX_WITH_STATISTICS
|
---|
221 | if (enmWhat == VMINITCOMPLETED_RING0)
|
---|
222 | {
|
---|
223 | /*
|
---|
224 | * Synchronize the ring-3 I/O port and MMIO statistics indices into the
|
---|
225 | * ring-0 tables to simplify ring-0 code. This also make sure that any
|
---|
226 | * later calls to grow the statistics tables will fail.
|
---|
227 | */
|
---|
228 | if (!SUPR3IsDriverless())
|
---|
229 | {
|
---|
230 | int rc = VMMR3CallR0Emt(pVM, pVM->apCpusR3[0], VMMR0_DO_IOM_SYNC_STATS_INDICES, 0, NULL);
|
---|
231 | AssertLogRelRCReturn(rc, rc);
|
---|
232 | }
|
---|
233 |
|
---|
234 | /*
|
---|
235 | * Register I/O port and MMIO stats now that we're done registering MMIO
|
---|
236 | * regions and won't grow the table again.
|
---|
237 | */
|
---|
238 | # if !defined(VBOX_VMM_TARGET_ARMV8)
|
---|
239 | for (uint32_t i = 0; i < pVM->iom.s.cIoPortRegs; i++)
|
---|
240 | {
|
---|
241 | PIOMIOPORTENTRYR3 pRegEntry = &pVM->iom.s.paIoPortRegs[i];
|
---|
242 | if ( pRegEntry->fMapped
|
---|
243 | && pRegEntry->idxStats != UINT16_MAX)
|
---|
244 | iomR3IoPortRegStats(pVM, pRegEntry);
|
---|
245 | }
|
---|
246 | # endif
|
---|
247 |
|
---|
248 | for (uint32_t i = 0; i < pVM->iom.s.cMmioRegs; i++)
|
---|
249 | {
|
---|
250 | PIOMMMIOENTRYR3 pRegEntry = &pVM->iom.s.paMmioRegs[i];
|
---|
251 | if ( pRegEntry->fMapped
|
---|
252 | && pRegEntry->idxStats != UINT16_MAX)
|
---|
253 | iomR3MmioRegStats(pVM, pRegEntry);
|
---|
254 | }
|
---|
255 | }
|
---|
256 | #else
|
---|
257 | RT_NOREF(pVM, enmWhat);
|
---|
258 | #endif
|
---|
259 |
|
---|
260 | /*
|
---|
261 | * Freeze I/O port and MMIO registrations.
|
---|
262 | */
|
---|
263 | pVM->iom.s.fIoPortsFrozen = true;
|
---|
264 | pVM->iom.s.fMmioFrozen = true;
|
---|
265 | return VINF_SUCCESS;
|
---|
266 | }
|
---|
267 |
|
---|
268 |
|
---|
269 | /**
|
---|
270 | * The VM is being reset.
|
---|
271 | *
|
---|
272 | * @param pVM The cross context VM structure.
|
---|
273 | */
|
---|
274 | VMMR3_INT_DECL(void) IOMR3Reset(PVM pVM)
|
---|
275 | {
|
---|
276 | RT_NOREF(pVM);
|
---|
277 | }
|
---|
278 |
|
---|
279 |
|
---|
280 | /**
|
---|
281 | * Applies relocations to data and code managed by this
|
---|
282 | * component. This function will be called at init and
|
---|
283 | * whenever the VMM need to relocate it self inside the GC.
|
---|
284 | *
|
---|
285 | * The IOM will update the addresses used by the switcher.
|
---|
286 | *
|
---|
287 | * @param pVM The cross context VM structure.
|
---|
288 | * @param offDelta Relocation delta relative to old location.
|
---|
289 | */
|
---|
290 | VMMR3_INT_DECL(void) IOMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
|
---|
291 | {
|
---|
292 | RT_NOREF(pVM, offDelta);
|
---|
293 | }
|
---|
294 |
|
---|
295 | /**
|
---|
296 | * Terminates the IOM.
|
---|
297 | *
|
---|
298 | * Termination means cleaning up and freeing all resources,
|
---|
299 | * the VM it self is at this point powered off or suspended.
|
---|
300 | *
|
---|
301 | * @returns VBox status code.
|
---|
302 | * @param pVM The cross context VM structure.
|
---|
303 | */
|
---|
304 | VMMR3_INT_DECL(int) IOMR3Term(PVM pVM)
|
---|
305 | {
|
---|
306 | /*
|
---|
307 | * IOM is not owning anything but automatically freed resources,
|
---|
308 | * so there's nothing to do here.
|
---|
309 | */
|
---|
310 | NOREF(pVM);
|
---|
311 | return VINF_SUCCESS;
|
---|
312 | }
|
---|
313 |
|
---|
314 |
|
---|
315 | /**
|
---|
316 | * Handles the unlikely and probably fatal merge cases.
|
---|
317 | *
|
---|
318 | * @returns Merged status code.
|
---|
319 | * @param rcStrict Current EM status code.
|
---|
320 | * @param rcStrictCommit The IOM I/O or MMIO write commit status to merge
|
---|
321 | * with @a rcStrict.
|
---|
322 | * @param rcIom For logging purposes only.
|
---|
323 | * @param pVCpu The cross context virtual CPU structure of the
|
---|
324 | * calling EMT. For logging purposes.
|
---|
325 | */
|
---|
326 | DECL_NO_INLINE(static, VBOXSTRICTRC) iomR3MergeStatusSlow(VBOXSTRICTRC rcStrict, VBOXSTRICTRC rcStrictCommit,
|
---|
327 | int rcIom, PVMCPU pVCpu)
|
---|
328 | {
|
---|
329 | if (RT_FAILURE_NP(rcStrict))
|
---|
330 | return rcStrict;
|
---|
331 |
|
---|
332 | if (RT_FAILURE_NP(rcStrictCommit))
|
---|
333 | return rcStrictCommit;
|
---|
334 |
|
---|
335 | if (rcStrict == rcStrictCommit)
|
---|
336 | return rcStrictCommit;
|
---|
337 |
|
---|
338 | AssertLogRelMsgFailed(("rcStrictCommit=%Rrc rcStrict=%Rrc IOPort={%#06x<-%#xx/%u} MMIO={%RGp<-%.*Rhxs} (rcIom=%Rrc)\n",
|
---|
339 | VBOXSTRICTRC_VAL(rcStrictCommit), VBOXSTRICTRC_VAL(rcStrict),
|
---|
340 | pVCpu->iom.s.PendingIOPortWrite.IOPort,
|
---|
341 | pVCpu->iom.s.PendingIOPortWrite.u32Value, pVCpu->iom.s.PendingIOPortWrite.cbValue,
|
---|
342 | pVCpu->iom.s.PendingMmioWrite.GCPhys,
|
---|
343 | pVCpu->iom.s.PendingMmioWrite.cbValue, &pVCpu->iom.s.PendingMmioWrite.abValue[0], rcIom));
|
---|
344 | return VERR_IOM_FF_STATUS_IPE;
|
---|
345 | }
|
---|
346 |
|
---|
347 |
|
---|
348 | /**
|
---|
349 | * Helper for IOMR3ProcessForceFlag.
|
---|
350 | *
|
---|
351 | * @returns Merged status code.
|
---|
352 | * @param rcStrict Current EM status code.
|
---|
353 | * @param rcStrictCommit The IOM I/O or MMIO write commit status to merge
|
---|
354 | * with @a rcStrict.
|
---|
355 | * @param rcIom Either VINF_IOM_R3_IOPORT_COMMIT_WRITE or
|
---|
356 | * VINF_IOM_R3_MMIO_COMMIT_WRITE.
|
---|
357 | * @param pVCpu The cross context virtual CPU structure of the
|
---|
358 | * calling EMT.
|
---|
359 | */
|
---|
360 | DECLINLINE(VBOXSTRICTRC) iomR3MergeStatus(VBOXSTRICTRC rcStrict, VBOXSTRICTRC rcStrictCommit, int rcIom, PVMCPU pVCpu)
|
---|
361 | {
|
---|
362 | /* Simple. */
|
---|
363 | if (RT_LIKELY(rcStrict == rcIom || rcStrict == VINF_EM_RAW_TO_R3 || rcStrict == VINF_SUCCESS))
|
---|
364 | return rcStrictCommit;
|
---|
365 |
|
---|
366 | if (RT_LIKELY(rcStrictCommit == VINF_SUCCESS))
|
---|
367 | return rcStrict;
|
---|
368 |
|
---|
369 | /* EM scheduling status codes. */
|
---|
370 | if (RT_LIKELY( rcStrict >= VINF_EM_FIRST
|
---|
371 | && rcStrict <= VINF_EM_LAST))
|
---|
372 | {
|
---|
373 | if (RT_LIKELY( rcStrictCommit >= VINF_EM_FIRST
|
---|
374 | && rcStrictCommit <= VINF_EM_LAST))
|
---|
375 | return rcStrict < rcStrictCommit ? rcStrict : rcStrictCommit;
|
---|
376 | }
|
---|
377 |
|
---|
378 | /* Unlikely */
|
---|
379 | return iomR3MergeStatusSlow(rcStrict, rcStrictCommit, rcIom, pVCpu);
|
---|
380 | }
|
---|
381 |
|
---|
382 |
|
---|
383 | /**
|
---|
384 | * Called by force-flag handling code when VMCPU_FF_IOM is set.
|
---|
385 | *
|
---|
386 | * @returns Merge between @a rcStrict and what the commit operation returned.
|
---|
387 | * @param pVM The cross context VM structure.
|
---|
388 | * @param pVCpu The cross context virtual CPU structure of the calling EMT.
|
---|
389 | * @param rcStrict The status code returned by ring-0 or raw-mode.
|
---|
390 | * @thread EMT(pVCpu)
|
---|
391 | *
|
---|
392 | * @remarks The VMCPU_FF_IOM flag is handled before the status codes by EM, so
|
---|
393 | * we're very likely to see @a rcStrict set to
|
---|
394 | * VINF_IOM_R3_IOPORT_COMMIT_WRITE and VINF_IOM_R3_MMIO_COMMIT_WRITE
|
---|
395 | * here.
|
---|
396 | */
|
---|
397 | VMMR3_INT_DECL(VBOXSTRICTRC) IOMR3ProcessForceFlag(PVM pVM, PVMCPU pVCpu, VBOXSTRICTRC rcStrict)
|
---|
398 | {
|
---|
399 | VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_IOM);
|
---|
400 | Assert(pVCpu->iom.s.PendingIOPortWrite.cbValue || pVCpu->iom.s.PendingMmioWrite.cbValue);
|
---|
401 |
|
---|
402 | if (pVCpu->iom.s.PendingIOPortWrite.cbValue)
|
---|
403 | {
|
---|
404 | Log5(("IOM: Dispatching pending I/O port write: %#x LB %u -> %RTiop\n", pVCpu->iom.s.PendingIOPortWrite.u32Value,
|
---|
405 | pVCpu->iom.s.PendingIOPortWrite.cbValue, pVCpu->iom.s.PendingIOPortWrite.IOPort));
|
---|
406 | STAM_COUNTER_INC(&pVM->iom.s.StatIoPortCommits);
|
---|
407 | VBOXSTRICTRC rcStrictCommit = IOMIOPortWrite(pVM, pVCpu, pVCpu->iom.s.PendingIOPortWrite.IOPort,
|
---|
408 | pVCpu->iom.s.PendingIOPortWrite.u32Value,
|
---|
409 | pVCpu->iom.s.PendingIOPortWrite.cbValue);
|
---|
410 | pVCpu->iom.s.PendingIOPortWrite.cbValue = 0;
|
---|
411 | rcStrict = iomR3MergeStatus(rcStrict, rcStrictCommit, VINF_IOM_R3_IOPORT_COMMIT_WRITE, pVCpu);
|
---|
412 | }
|
---|
413 |
|
---|
414 |
|
---|
415 | if (pVCpu->iom.s.PendingMmioWrite.cbValue)
|
---|
416 | {
|
---|
417 | Log5(("IOM: Dispatching pending MMIO write: %RGp LB %#x\n",
|
---|
418 | pVCpu->iom.s.PendingMmioWrite.GCPhys, pVCpu->iom.s.PendingMmioWrite.cbValue));
|
---|
419 |
|
---|
420 | /* Use new MMIO handle hint and bypass PGM if it still looks right. */
|
---|
421 | size_t idxMmioRegionHint = pVCpu->iom.s.PendingMmioWrite.idxMmioRegionHint;
|
---|
422 | if (idxMmioRegionHint < pVM->iom.s.cMmioRegs)
|
---|
423 | {
|
---|
424 | PIOMMMIOENTRYR3 pRegEntry = &pVM->iom.s.paMmioRegs[idxMmioRegionHint];
|
---|
425 | RTGCPHYS const GCPhysMapping = pRegEntry->GCPhysMapping;
|
---|
426 | RTGCPHYS const offRegion = pVCpu->iom.s.PendingMmioWrite.GCPhys - GCPhysMapping;
|
---|
427 | if (offRegion < pRegEntry->cbRegion && GCPhysMapping != NIL_RTGCPHYS)
|
---|
428 | {
|
---|
429 | STAM_COUNTER_INC(&pVM->iom.s.StatMmioCommitsDirect);
|
---|
430 | VBOXSTRICTRC rcStrictCommit = iomR3MmioCommitWorker(pVM, pVCpu, pRegEntry, offRegion);
|
---|
431 | pVCpu->iom.s.PendingMmioWrite.cbValue = 0;
|
---|
432 | return iomR3MergeStatus(rcStrict, rcStrictCommit, VINF_IOM_R3_MMIO_COMMIT_WRITE, pVCpu);
|
---|
433 | }
|
---|
434 | }
|
---|
435 |
|
---|
436 | /* Fall back on PGM. */
|
---|
437 | STAM_COUNTER_INC(&pVM->iom.s.StatMmioCommitsPgm);
|
---|
438 | VBOXSTRICTRC rcStrictCommit = PGMPhysWrite(pVM, pVCpu->iom.s.PendingMmioWrite.GCPhys,
|
---|
439 | pVCpu->iom.s.PendingMmioWrite.abValue, pVCpu->iom.s.PendingMmioWrite.cbValue,
|
---|
440 | PGMACCESSORIGIN_IOM);
|
---|
441 | pVCpu->iom.s.PendingMmioWrite.cbValue = 0;
|
---|
442 | rcStrict = iomR3MergeStatus(rcStrict, rcStrictCommit, VINF_IOM_R3_MMIO_COMMIT_WRITE, pVCpu);
|
---|
443 | }
|
---|
444 |
|
---|
445 | return rcStrict;
|
---|
446 | }
|
---|
447 |
|
---|
448 |
|
---|
449 | /**
|
---|
450 | * Notification from DBGF that the number of active I/O port or MMIO
|
---|
451 | * breakpoints has change.
|
---|
452 | *
|
---|
453 | * For performance reasons, IOM will only call DBGF before doing I/O and MMIO
|
---|
454 | * accesses where there are armed breakpoints.
|
---|
455 | *
|
---|
456 | * @param pVM The cross context VM structure.
|
---|
457 | * @param fPortIo True if there are armed I/O port breakpoints.
|
---|
458 | * @param fMmio True if there are armed MMIO breakpoints.
|
---|
459 | */
|
---|
460 | VMMR3_INT_DECL(void) IOMR3NotifyBreakpointCountChange(PVM pVM, bool fPortIo, bool fMmio)
|
---|
461 | {
|
---|
462 | /** @todo I/O breakpoints. */
|
---|
463 | RT_NOREF3(pVM, fPortIo, fMmio);
|
---|
464 | }
|
---|
465 |
|
---|
466 |
|
---|
467 | /**
|
---|
468 | * Notification from DBGF that an event has been enabled or disabled.
|
---|
469 | *
|
---|
470 | * For performance reasons, IOM may cache the state of events it implements.
|
---|
471 | *
|
---|
472 | * @param pVM The cross context VM structure.
|
---|
473 | * @param enmEvent The event.
|
---|
474 | * @param fEnabled The new state.
|
---|
475 | */
|
---|
476 | VMMR3_INT_DECL(void) IOMR3NotifyDebugEventChange(PVM pVM, DBGFEVENT enmEvent, bool fEnabled)
|
---|
477 | {
|
---|
478 | /** @todo IOM debug events. */
|
---|
479 | RT_NOREF3(pVM, enmEvent, fEnabled);
|
---|
480 | }
|
---|
481 |
|
---|