VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/CPUM.cpp@ 91860

Last change on this file since 91860 was 91710, checked in by vboxsync, 3 years ago

VMM/CPUM: Nested VMX: bugref:10092 Added some VMX CPUMFEATURES' bit. Cleaned up cpumR3AreVmxCpuFeaturesCompatible to avoid some duplication.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id Revision
File size: 236.8 KB
Line 
1/* $Id: CPUM.cpp 91710 2021-10-13 11:05:26Z vboxsync $ */
2/** @file
3 * CPUM - CPU Monitor / Manager.
4 */
5
6/*
7 * Copyright (C) 2006-2020 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18/** @page pg_cpum CPUM - CPU Monitor / Manager
19 *
20 * The CPU Monitor / Manager keeps track of all the CPU registers. It is
21 * also responsible for lazy FPU handling and some of the context loading
22 * in raw mode.
23 *
24 * There are three CPU contexts, the most important one is the guest one (GC).
25 * When running in raw-mode (RC) there is a special hyper context for the VMM
26 * part that floats around inside the guest address space. When running in
27 * raw-mode, CPUM also maintains a host context for saving and restoring
28 * registers across world switches. This latter is done in cooperation with the
29 * world switcher (@see pg_vmm).
30 *
31 * @see grp_cpum
32 *
33 * @section sec_cpum_fpu FPU / SSE / AVX / ++ state.
34 *
35 * TODO: proper write up, currently just some notes.
36 *
37 * The ring-0 FPU handling per OS:
38 *
39 * - 64-bit Windows uses XMM registers in the kernel as part of the calling
40 * convention (Visual C++ doesn't seem to have a way to disable
41 * generating such code either), so CR0.TS/EM are always zero from what I
42 * can tell. We are also forced to always load/save the guest XMM0-XMM15
43 * registers when entering/leaving guest context. Interrupt handlers
44 * using FPU/SSE will offically have call save and restore functions
45 * exported by the kernel, if the really really have to use the state.
46 *
47 * - 32-bit windows does lazy FPU handling, I think, probably including
48 * lazying saving. The Windows Internals book states that it's a bad
49 * idea to use the FPU in kernel space. However, it looks like it will
50 * restore the FPU state of the current thread in case of a kernel \#NM.
51 * Interrupt handlers should be same as for 64-bit.
52 *
53 * - Darwin allows taking \#NM in kernel space, restoring current thread's
54 * state if I read the code correctly. It saves the FPU state of the
55 * outgoing thread, and uses CR0.TS to lazily load the state of the
56 * incoming one. No idea yet how the FPU is treated by interrupt
57 * handlers, i.e. whether they are allowed to disable the state or
58 * something.
59 *
60 * - Linux also allows \#NM in kernel space (don't know since when), and
61 * uses CR0.TS for lazy loading. Saves outgoing thread's state, lazy
62 * loads the incoming unless configured to agressivly load it. Interrupt
63 * handlers can ask whether they're allowed to use the FPU, and may
64 * freely trash the state if Linux thinks it has saved the thread's state
65 * already. This is a problem.
66 *
67 * - Solaris will, from what I can tell, panic if it gets an \#NM in kernel
68 * context. When switching threads, the kernel will save the state of
69 * the outgoing thread and lazy load the incoming one using CR0.TS.
70 * There are a few routines in seeblk.s which uses the SSE unit in ring-0
71 * to do stuff, HAT are among the users. The routines there will
72 * manually clear CR0.TS and save the XMM registers they use only if
73 * CR0.TS was zero upon entry. They will skip it when not, because as
74 * mentioned above, the FPU state is saved when switching away from a
75 * thread and CR0.TS set to 1, so when CR0.TS is 1 there is nothing to
76 * preserve. This is a problem if we restore CR0.TS to 1 after loading
77 * the guest state.
78 *
79 * - FreeBSD - no idea yet.
80 *
81 * - OS/2 does not allow \#NMs in kernel space IIRC. Does lazy loading,
82 * possibly also lazy saving. Interrupts must preserve the CR0.TS+EM &
83 * FPU states.
84 *
85 * Up to r107425 (2016-05-24) we would only temporarily modify CR0.TS/EM while
86 * saving and restoring the host and guest states. The motivation for this
87 * change is that we want to be able to emulate SSE instruction in ring-0 (IEM).
88 *
89 * Starting with that change, we will leave CR0.TS=EM=0 after saving the host
90 * state and only restore it once we've restore the host FPU state. This has the
91 * accidental side effect of triggering Solaris to preserve XMM registers in
92 * sseblk.s. When CR0 was changed by saving the FPU state, CPUM must now inform
93 * the VT-x (HMVMX) code about it as it caches the CR0 value in the VMCS.
94 *
95 *
96 * @section sec_cpum_logging Logging Level Assignments.
97 *
98 * Following log level assignments:
99 * - Log6 is used for FPU state management.
100 * - Log7 is used for FPU state actualization.
101 *
102 */
103
104
105/*********************************************************************************************************************************
106* Header Files *
107*********************************************************************************************************************************/
108#define LOG_GROUP LOG_GROUP_CPUM
109#include <VBox/vmm/cpum.h>
110#include <VBox/vmm/cpumdis.h>
111#include <VBox/vmm/cpumctx-v1_6.h>
112#include <VBox/vmm/pgm.h>
113#include <VBox/vmm/apic.h>
114#include <VBox/vmm/mm.h>
115#include <VBox/vmm/em.h>
116#include <VBox/vmm/iem.h>
117#include <VBox/vmm/selm.h>
118#include <VBox/vmm/dbgf.h>
119#include <VBox/vmm/hm.h>
120#include <VBox/vmm/hmvmxinline.h>
121#include <VBox/vmm/ssm.h>
122#include "CPUMInternal.h"
123#include <VBox/vmm/vm.h>
124
125#include <VBox/param.h>
126#include <VBox/dis.h>
127#include <VBox/err.h>
128#include <VBox/log.h>
129#include <iprt/asm-amd64-x86.h>
130#include <iprt/assert.h>
131#include <iprt/cpuset.h>
132#include <iprt/mem.h>
133#include <iprt/mp.h>
134#include <iprt/string.h>
135
136
137/*********************************************************************************************************************************
138* Defined Constants And Macros *
139*********************************************************************************************************************************/
140/**
141 * This was used in the saved state up to the early life of version 14.
142 *
143 * It indicates that we may have some out-of-sync hidden segement registers.
144 * It is only relevant for raw-mode.
145 */
146#define CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID RT_BIT(12)
147
148
149/*********************************************************************************************************************************
150* Structures and Typedefs *
151*********************************************************************************************************************************/
152
153/**
154 * What kind of cpu info dump to perform.
155 */
156typedef enum CPUMDUMPTYPE
157{
158 CPUMDUMPTYPE_TERSE,
159 CPUMDUMPTYPE_DEFAULT,
160 CPUMDUMPTYPE_VERBOSE
161} CPUMDUMPTYPE;
162/** Pointer to a cpu info dump type. */
163typedef CPUMDUMPTYPE *PCPUMDUMPTYPE;
164
165
166/*********************************************************************************************************************************
167* Internal Functions *
168*********************************************************************************************************************************/
169static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass);
170static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM);
171static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM);
172static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
173static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM);
174static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
175static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
176static DECLCALLBACK(void) cpumR3InfoGuestHwvirt(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
177static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
178static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
179static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
180
181
182/*********************************************************************************************************************************
183* Global Variables *
184*********************************************************************************************************************************/
185/** Saved state field descriptors for CPUMCTX. */
186static const SSMFIELD g_aCpumCtxFields[] =
187{
188 SSMFIELD_ENTRY( CPUMCTX, rdi),
189 SSMFIELD_ENTRY( CPUMCTX, rsi),
190 SSMFIELD_ENTRY( CPUMCTX, rbp),
191 SSMFIELD_ENTRY( CPUMCTX, rax),
192 SSMFIELD_ENTRY( CPUMCTX, rbx),
193 SSMFIELD_ENTRY( CPUMCTX, rdx),
194 SSMFIELD_ENTRY( CPUMCTX, rcx),
195 SSMFIELD_ENTRY( CPUMCTX, rsp),
196 SSMFIELD_ENTRY( CPUMCTX, rflags),
197 SSMFIELD_ENTRY( CPUMCTX, rip),
198 SSMFIELD_ENTRY( CPUMCTX, r8),
199 SSMFIELD_ENTRY( CPUMCTX, r9),
200 SSMFIELD_ENTRY( CPUMCTX, r10),
201 SSMFIELD_ENTRY( CPUMCTX, r11),
202 SSMFIELD_ENTRY( CPUMCTX, r12),
203 SSMFIELD_ENTRY( CPUMCTX, r13),
204 SSMFIELD_ENTRY( CPUMCTX, r14),
205 SSMFIELD_ENTRY( CPUMCTX, r15),
206 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
207 SSMFIELD_ENTRY( CPUMCTX, es.ValidSel),
208 SSMFIELD_ENTRY( CPUMCTX, es.fFlags),
209 SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
210 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
211 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
212 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
213 SSMFIELD_ENTRY( CPUMCTX, cs.ValidSel),
214 SSMFIELD_ENTRY( CPUMCTX, cs.fFlags),
215 SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
216 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
217 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
218 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
219 SSMFIELD_ENTRY( CPUMCTX, ss.ValidSel),
220 SSMFIELD_ENTRY( CPUMCTX, ss.fFlags),
221 SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
222 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
223 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
224 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
225 SSMFIELD_ENTRY( CPUMCTX, ds.ValidSel),
226 SSMFIELD_ENTRY( CPUMCTX, ds.fFlags),
227 SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
228 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
229 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
230 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
231 SSMFIELD_ENTRY( CPUMCTX, fs.ValidSel),
232 SSMFIELD_ENTRY( CPUMCTX, fs.fFlags),
233 SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
234 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
235 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
236 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
237 SSMFIELD_ENTRY( CPUMCTX, gs.ValidSel),
238 SSMFIELD_ENTRY( CPUMCTX, gs.fFlags),
239 SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
240 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
241 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
242 SSMFIELD_ENTRY( CPUMCTX, cr0),
243 SSMFIELD_ENTRY( CPUMCTX, cr2),
244 SSMFIELD_ENTRY( CPUMCTX, cr3),
245 SSMFIELD_ENTRY( CPUMCTX, cr4),
246 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
247 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
248 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
249 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
250 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
251 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
252 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
253 SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
254 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
255 SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
256 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
257 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
258 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
259 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
260 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
261 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
262 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
263 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
264 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
265 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
266 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
267 SSMFIELD_ENTRY( CPUMCTX, ldtr.ValidSel),
268 SSMFIELD_ENTRY( CPUMCTX, ldtr.fFlags),
269 SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
270 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
271 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
272 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
273 SSMFIELD_ENTRY( CPUMCTX, tr.ValidSel),
274 SSMFIELD_ENTRY( CPUMCTX, tr.fFlags),
275 SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
276 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
277 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
278 SSMFIELD_ENTRY_VER( CPUMCTX, aXcr[0], CPUM_SAVED_STATE_VERSION_XSAVE),
279 SSMFIELD_ENTRY_VER( CPUMCTX, aXcr[1], CPUM_SAVED_STATE_VERSION_XSAVE),
280 SSMFIELD_ENTRY_VER( CPUMCTX, fXStateMask, CPUM_SAVED_STATE_VERSION_XSAVE),
281 SSMFIELD_ENTRY_TERM()
282};
283
284/** Saved state field descriptors for SVM nested hardware-virtualization
285 * Host State. */
286static const SSMFIELD g_aSvmHwvirtHostState[] =
287{
288 SSMFIELD_ENTRY( SVMHOSTSTATE, uEferMsr),
289 SSMFIELD_ENTRY( SVMHOSTSTATE, uCr0),
290 SSMFIELD_ENTRY( SVMHOSTSTATE, uCr4),
291 SSMFIELD_ENTRY( SVMHOSTSTATE, uCr3),
292 SSMFIELD_ENTRY( SVMHOSTSTATE, uRip),
293 SSMFIELD_ENTRY( SVMHOSTSTATE, uRsp),
294 SSMFIELD_ENTRY( SVMHOSTSTATE, uRax),
295 SSMFIELD_ENTRY( SVMHOSTSTATE, rflags),
296 SSMFIELD_ENTRY( SVMHOSTSTATE, es.Sel),
297 SSMFIELD_ENTRY( SVMHOSTSTATE, es.ValidSel),
298 SSMFIELD_ENTRY( SVMHOSTSTATE, es.fFlags),
299 SSMFIELD_ENTRY( SVMHOSTSTATE, es.u64Base),
300 SSMFIELD_ENTRY( SVMHOSTSTATE, es.u32Limit),
301 SSMFIELD_ENTRY( SVMHOSTSTATE, es.Attr),
302 SSMFIELD_ENTRY( SVMHOSTSTATE, cs.Sel),
303 SSMFIELD_ENTRY( SVMHOSTSTATE, cs.ValidSel),
304 SSMFIELD_ENTRY( SVMHOSTSTATE, cs.fFlags),
305 SSMFIELD_ENTRY( SVMHOSTSTATE, cs.u64Base),
306 SSMFIELD_ENTRY( SVMHOSTSTATE, cs.u32Limit),
307 SSMFIELD_ENTRY( SVMHOSTSTATE, cs.Attr),
308 SSMFIELD_ENTRY( SVMHOSTSTATE, ss.Sel),
309 SSMFIELD_ENTRY( SVMHOSTSTATE, ss.ValidSel),
310 SSMFIELD_ENTRY( SVMHOSTSTATE, ss.fFlags),
311 SSMFIELD_ENTRY( SVMHOSTSTATE, ss.u64Base),
312 SSMFIELD_ENTRY( SVMHOSTSTATE, ss.u32Limit),
313 SSMFIELD_ENTRY( SVMHOSTSTATE, ss.Attr),
314 SSMFIELD_ENTRY( SVMHOSTSTATE, ds.Sel),
315 SSMFIELD_ENTRY( SVMHOSTSTATE, ds.ValidSel),
316 SSMFIELD_ENTRY( SVMHOSTSTATE, ds.fFlags),
317 SSMFIELD_ENTRY( SVMHOSTSTATE, ds.u64Base),
318 SSMFIELD_ENTRY( SVMHOSTSTATE, ds.u32Limit),
319 SSMFIELD_ENTRY( SVMHOSTSTATE, ds.Attr),
320 SSMFIELD_ENTRY( SVMHOSTSTATE, gdtr.cbGdt),
321 SSMFIELD_ENTRY( SVMHOSTSTATE, gdtr.pGdt),
322 SSMFIELD_ENTRY( SVMHOSTSTATE, idtr.cbIdt),
323 SSMFIELD_ENTRY( SVMHOSTSTATE, idtr.pIdt),
324 SSMFIELD_ENTRY_IGNORE(SVMHOSTSTATE, abPadding),
325 SSMFIELD_ENTRY_TERM()
326};
327
328/** Saved state field descriptors for VMX nested hardware-virtualization
329 * VMCS. */
330static const SSMFIELD g_aVmxHwvirtVmcs[] =
331{
332 SSMFIELD_ENTRY( VMXVVMCS, u32VmcsRevId),
333 SSMFIELD_ENTRY( VMXVVMCS, enmVmxAbort),
334 SSMFIELD_ENTRY( VMXVVMCS, fVmcsState),
335 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au8Padding0),
336 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved0),
337
338 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, u16Reserved0),
339
340 SSMFIELD_ENTRY( VMXVVMCS, u32RoVmInstrError),
341 SSMFIELD_ENTRY( VMXVVMCS, u32RoExitReason),
342 SSMFIELD_ENTRY( VMXVVMCS, u32RoExitIntInfo),
343 SSMFIELD_ENTRY( VMXVVMCS, u32RoExitIntErrCode),
344 SSMFIELD_ENTRY( VMXVVMCS, u32RoIdtVectoringInfo),
345 SSMFIELD_ENTRY( VMXVVMCS, u32RoIdtVectoringErrCode),
346 SSMFIELD_ENTRY( VMXVVMCS, u32RoExitInstrLen),
347 SSMFIELD_ENTRY( VMXVVMCS, u32RoExitInstrInfo),
348 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32RoReserved2),
349
350 SSMFIELD_ENTRY( VMXVVMCS, u64RoGuestPhysAddr),
351 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved1),
352
353 SSMFIELD_ENTRY( VMXVVMCS, u64RoExitQual),
354 SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRcx),
355 SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRsi),
356 SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRdi),
357 SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRip),
358 SSMFIELD_ENTRY( VMXVVMCS, u64RoGuestLinearAddr),
359 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved5),
360
361 SSMFIELD_ENTRY( VMXVVMCS, u16Vpid),
362 SSMFIELD_ENTRY( VMXVVMCS, u16PostIntNotifyVector),
363 SSMFIELD_ENTRY( VMXVVMCS, u16EptpIndex),
364 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved0),
365
366 SSMFIELD_ENTRY( VMXVVMCS, u32PinCtls),
367 SSMFIELD_ENTRY( VMXVVMCS, u32ProcCtls),
368 SSMFIELD_ENTRY( VMXVVMCS, u32XcptBitmap),
369 SSMFIELD_ENTRY( VMXVVMCS, u32XcptPFMask),
370 SSMFIELD_ENTRY( VMXVVMCS, u32XcptPFMatch),
371 SSMFIELD_ENTRY( VMXVVMCS, u32Cr3TargetCount),
372 SSMFIELD_ENTRY( VMXVVMCS, u32ExitCtls),
373 SSMFIELD_ENTRY( VMXVVMCS, u32ExitMsrStoreCount),
374 SSMFIELD_ENTRY( VMXVVMCS, u32ExitMsrLoadCount),
375 SSMFIELD_ENTRY( VMXVVMCS, u32EntryCtls),
376 SSMFIELD_ENTRY( VMXVVMCS, u32EntryMsrLoadCount),
377 SSMFIELD_ENTRY( VMXVVMCS, u32EntryIntInfo),
378 SSMFIELD_ENTRY( VMXVVMCS, u32EntryXcptErrCode),
379 SSMFIELD_ENTRY( VMXVVMCS, u32EntryInstrLen),
380 SSMFIELD_ENTRY( VMXVVMCS, u32TprThreshold),
381 SSMFIELD_ENTRY( VMXVVMCS, u32ProcCtls2),
382 SSMFIELD_ENTRY( VMXVVMCS, u32PleGap),
383 SSMFIELD_ENTRY( VMXVVMCS, u32PleWindow),
384 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved1),
385
386 SSMFIELD_ENTRY( VMXVVMCS, u64AddrIoBitmapA),
387 SSMFIELD_ENTRY( VMXVVMCS, u64AddrIoBitmapB),
388 SSMFIELD_ENTRY( VMXVVMCS, u64AddrMsrBitmap),
389 SSMFIELD_ENTRY( VMXVVMCS, u64AddrExitMsrStore),
390 SSMFIELD_ENTRY( VMXVVMCS, u64AddrExitMsrLoad),
391 SSMFIELD_ENTRY( VMXVVMCS, u64AddrEntryMsrLoad),
392 SSMFIELD_ENTRY( VMXVVMCS, u64ExecVmcsPtr),
393 SSMFIELD_ENTRY( VMXVVMCS, u64AddrPml),
394 SSMFIELD_ENTRY( VMXVVMCS, u64TscOffset),
395 SSMFIELD_ENTRY( VMXVVMCS, u64AddrVirtApic),
396 SSMFIELD_ENTRY( VMXVVMCS, u64AddrApicAccess),
397 SSMFIELD_ENTRY( VMXVVMCS, u64AddrPostedIntDesc),
398 SSMFIELD_ENTRY( VMXVVMCS, u64VmFuncCtls),
399 SSMFIELD_ENTRY( VMXVVMCS, u64EptpPtr),
400 SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap0),
401 SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap1),
402 SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap2),
403 SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap3),
404 SSMFIELD_ENTRY( VMXVVMCS, u64AddrEptpList),
405 SSMFIELD_ENTRY( VMXVVMCS, u64AddrVmreadBitmap),
406 SSMFIELD_ENTRY( VMXVVMCS, u64AddrVmwriteBitmap),
407 SSMFIELD_ENTRY( VMXVVMCS, u64AddrXcptVeInfo),
408 SSMFIELD_ENTRY( VMXVVMCS, u64XssExitBitmap),
409 SSMFIELD_ENTRY( VMXVVMCS, u64EnclsExitBitmap),
410 SSMFIELD_ENTRY( VMXVVMCS, u64SppTablePtr),
411 SSMFIELD_ENTRY( VMXVVMCS, u64TscMultiplier),
412 SSMFIELD_ENTRY_VER( VMXVVMCS, u64ProcCtls3, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
413 SSMFIELD_ENTRY_VER( VMXVVMCS, u64EnclvExitBitmap, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
414 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved0),
415
416 SSMFIELD_ENTRY( VMXVVMCS, u64Cr0Mask),
417 SSMFIELD_ENTRY( VMXVVMCS, u64Cr4Mask),
418 SSMFIELD_ENTRY( VMXVVMCS, u64Cr0ReadShadow),
419 SSMFIELD_ENTRY( VMXVVMCS, u64Cr4ReadShadow),
420 SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target0),
421 SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target1),
422 SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target2),
423 SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target3),
424 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved4),
425
426 SSMFIELD_ENTRY( VMXVVMCS, HostEs),
427 SSMFIELD_ENTRY( VMXVVMCS, HostCs),
428 SSMFIELD_ENTRY( VMXVVMCS, HostSs),
429 SSMFIELD_ENTRY( VMXVVMCS, HostDs),
430 SSMFIELD_ENTRY( VMXVVMCS, HostFs),
431 SSMFIELD_ENTRY( VMXVVMCS, HostGs),
432 SSMFIELD_ENTRY( VMXVVMCS, HostTr),
433 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved2),
434
435 SSMFIELD_ENTRY( VMXVVMCS, u32HostSysenterCs),
436 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved4),
437
438 SSMFIELD_ENTRY( VMXVVMCS, u64HostPatMsr),
439 SSMFIELD_ENTRY( VMXVVMCS, u64HostEferMsr),
440 SSMFIELD_ENTRY( VMXVVMCS, u64HostPerfGlobalCtlMsr),
441 SSMFIELD_ENTRY_VER( VMXVVMCS, u64HostPkrsMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
442 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved3),
443
444 SSMFIELD_ENTRY( VMXVVMCS, u64HostCr0),
445 SSMFIELD_ENTRY( VMXVVMCS, u64HostCr3),
446 SSMFIELD_ENTRY( VMXVVMCS, u64HostCr4),
447 SSMFIELD_ENTRY( VMXVVMCS, u64HostFsBase),
448 SSMFIELD_ENTRY( VMXVVMCS, u64HostGsBase),
449 SSMFIELD_ENTRY( VMXVVMCS, u64HostTrBase),
450 SSMFIELD_ENTRY( VMXVVMCS, u64HostGdtrBase),
451 SSMFIELD_ENTRY( VMXVVMCS, u64HostIdtrBase),
452 SSMFIELD_ENTRY( VMXVVMCS, u64HostSysenterEsp),
453 SSMFIELD_ENTRY( VMXVVMCS, u64HostSysenterEip),
454 SSMFIELD_ENTRY( VMXVVMCS, u64HostRsp),
455 SSMFIELD_ENTRY( VMXVVMCS, u64HostRip),
456 SSMFIELD_ENTRY_VER( VMXVVMCS, u64HostSCetMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
457 SSMFIELD_ENTRY_VER( VMXVVMCS, u64HostSsp, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
458 SSMFIELD_ENTRY_VER( VMXVVMCS, u64HostIntrSspTableAddrMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
459 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved7),
460
461 SSMFIELD_ENTRY( VMXVVMCS, GuestEs),
462 SSMFIELD_ENTRY( VMXVVMCS, GuestCs),
463 SSMFIELD_ENTRY( VMXVVMCS, GuestSs),
464 SSMFIELD_ENTRY( VMXVVMCS, GuestDs),
465 SSMFIELD_ENTRY( VMXVVMCS, GuestFs),
466 SSMFIELD_ENTRY( VMXVVMCS, GuestGs),
467 SSMFIELD_ENTRY( VMXVVMCS, GuestLdtr),
468 SSMFIELD_ENTRY( VMXVVMCS, GuestTr),
469 SSMFIELD_ENTRY( VMXVVMCS, u16GuestIntStatus),
470 SSMFIELD_ENTRY( VMXVVMCS, u16PmlIndex),
471 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved1),
472
473 SSMFIELD_ENTRY( VMXVVMCS, u32GuestEsLimit),
474 SSMFIELD_ENTRY( VMXVVMCS, u32GuestCsLimit),
475 SSMFIELD_ENTRY( VMXVVMCS, u32GuestSsLimit),
476 SSMFIELD_ENTRY( VMXVVMCS, u32GuestDsLimit),
477 SSMFIELD_ENTRY( VMXVVMCS, u32GuestFsLimit),
478 SSMFIELD_ENTRY( VMXVVMCS, u32GuestGsLimit),
479 SSMFIELD_ENTRY( VMXVVMCS, u32GuestLdtrLimit),
480 SSMFIELD_ENTRY( VMXVVMCS, u32GuestTrLimit),
481 SSMFIELD_ENTRY( VMXVVMCS, u32GuestGdtrLimit),
482 SSMFIELD_ENTRY( VMXVVMCS, u32GuestIdtrLimit),
483 SSMFIELD_ENTRY( VMXVVMCS, u32GuestEsAttr),
484 SSMFIELD_ENTRY( VMXVVMCS, u32GuestCsAttr),
485 SSMFIELD_ENTRY( VMXVVMCS, u32GuestSsAttr),
486 SSMFIELD_ENTRY( VMXVVMCS, u32GuestDsAttr),
487 SSMFIELD_ENTRY( VMXVVMCS, u32GuestFsAttr),
488 SSMFIELD_ENTRY( VMXVVMCS, u32GuestGsAttr),
489 SSMFIELD_ENTRY( VMXVVMCS, u32GuestLdtrAttr),
490 SSMFIELD_ENTRY( VMXVVMCS, u32GuestTrAttr),
491 SSMFIELD_ENTRY( VMXVVMCS, u32GuestIntrState),
492 SSMFIELD_ENTRY( VMXVVMCS, u32GuestActivityState),
493 SSMFIELD_ENTRY( VMXVVMCS, u32GuestSmBase),
494 SSMFIELD_ENTRY( VMXVVMCS, u32GuestSysenterCS),
495 SSMFIELD_ENTRY( VMXVVMCS, u32PreemptTimer),
496 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved3),
497
498 SSMFIELD_ENTRY( VMXVVMCS, u64VmcsLinkPtr),
499 SSMFIELD_ENTRY( VMXVVMCS, u64GuestDebugCtlMsr),
500 SSMFIELD_ENTRY( VMXVVMCS, u64GuestPatMsr),
501 SSMFIELD_ENTRY( VMXVVMCS, u64GuestEferMsr),
502 SSMFIELD_ENTRY( VMXVVMCS, u64GuestPerfGlobalCtlMsr),
503 SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte0),
504 SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte1),
505 SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte2),
506 SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte3),
507 SSMFIELD_ENTRY( VMXVVMCS, u64GuestBndcfgsMsr),
508 SSMFIELD_ENTRY( VMXVVMCS, u64GuestRtitCtlMsr),
509 SSMFIELD_ENTRY_VER( VMXVVMCS, u64GuestPkrsMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
510 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved2),
511
512 SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr0),
513 SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr3),
514 SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr4),
515 SSMFIELD_ENTRY( VMXVVMCS, u64GuestEsBase),
516 SSMFIELD_ENTRY( VMXVVMCS, u64GuestCsBase),
517 SSMFIELD_ENTRY( VMXVVMCS, u64GuestSsBase),
518 SSMFIELD_ENTRY( VMXVVMCS, u64GuestDsBase),
519 SSMFIELD_ENTRY( VMXVVMCS, u64GuestFsBase),
520 SSMFIELD_ENTRY( VMXVVMCS, u64GuestGsBase),
521 SSMFIELD_ENTRY( VMXVVMCS, u64GuestLdtrBase),
522 SSMFIELD_ENTRY( VMXVVMCS, u64GuestTrBase),
523 SSMFIELD_ENTRY( VMXVVMCS, u64GuestGdtrBase),
524 SSMFIELD_ENTRY( VMXVVMCS, u64GuestIdtrBase),
525 SSMFIELD_ENTRY( VMXVVMCS, u64GuestDr7),
526 SSMFIELD_ENTRY( VMXVVMCS, u64GuestRsp),
527 SSMFIELD_ENTRY( VMXVVMCS, u64GuestRip),
528 SSMFIELD_ENTRY( VMXVVMCS, u64GuestRFlags),
529 SSMFIELD_ENTRY( VMXVVMCS, u64GuestPendingDbgXcpts),
530 SSMFIELD_ENTRY( VMXVVMCS, u64GuestSysenterEsp),
531 SSMFIELD_ENTRY( VMXVVMCS, u64GuestSysenterEip),
532 SSMFIELD_ENTRY_VER( VMXVVMCS, u64GuestSCetMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
533 SSMFIELD_ENTRY_VER( VMXVVMCS, u64GuestSsp, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
534 SSMFIELD_ENTRY_VER( VMXVVMCS, u64GuestIntrSspTableAddrMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
535 SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved6),
536
537 SSMFIELD_ENTRY_TERM()
538};
539
540/** Saved state field descriptors for CPUMCTX. */
541static const SSMFIELD g_aCpumX87Fields[] =
542{
543 SSMFIELD_ENTRY( X86FXSTATE, FCW),
544 SSMFIELD_ENTRY( X86FXSTATE, FSW),
545 SSMFIELD_ENTRY( X86FXSTATE, FTW),
546 SSMFIELD_ENTRY( X86FXSTATE, FOP),
547 SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
548 SSMFIELD_ENTRY( X86FXSTATE, CS),
549 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
550 SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
551 SSMFIELD_ENTRY( X86FXSTATE, DS),
552 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
553 SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
554 SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
555 SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
556 SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
557 SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
558 SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
559 SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
560 SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
561 SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
562 SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
563 SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
564 SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
565 SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
566 SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
567 SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
568 SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
569 SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
570 SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
571 SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
572 SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
573 SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
574 SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
575 SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
576 SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
577 SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
578 SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
579 SSMFIELD_ENTRY_VER( X86FXSTATE, au32RsrvdForSoftware[0], CPUM_SAVED_STATE_VERSION_XSAVE), /* 32-bit/64-bit hack */
580 SSMFIELD_ENTRY_TERM()
581};
582
583/** Saved state field descriptors for X86XSAVEHDR. */
584static const SSMFIELD g_aCpumXSaveHdrFields[] =
585{
586 SSMFIELD_ENTRY( X86XSAVEHDR, bmXState),
587 SSMFIELD_ENTRY_TERM()
588};
589
590/** Saved state field descriptors for X86XSAVEYMMHI. */
591static const SSMFIELD g_aCpumYmmHiFields[] =
592{
593 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[0]),
594 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[1]),
595 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[2]),
596 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[3]),
597 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[4]),
598 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[5]),
599 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[6]),
600 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[7]),
601 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[8]),
602 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[9]),
603 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[10]),
604 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[11]),
605 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[12]),
606 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[13]),
607 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[14]),
608 SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[15]),
609 SSMFIELD_ENTRY_TERM()
610};
611
612/** Saved state field descriptors for X86XSAVEBNDREGS. */
613static const SSMFIELD g_aCpumBndRegsFields[] =
614{
615 SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[0]),
616 SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[1]),
617 SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[2]),
618 SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[3]),
619 SSMFIELD_ENTRY_TERM()
620};
621
622/** Saved state field descriptors for X86XSAVEBNDCFG. */
623static const SSMFIELD g_aCpumBndCfgFields[] =
624{
625 SSMFIELD_ENTRY( X86XSAVEBNDCFG, fConfig),
626 SSMFIELD_ENTRY( X86XSAVEBNDCFG, fStatus),
627 SSMFIELD_ENTRY_TERM()
628};
629
630#if 0 /** @todo */
631/** Saved state field descriptors for X86XSAVEOPMASK. */
632static const SSMFIELD g_aCpumOpmaskFields[] =
633{
634 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[0]),
635 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[1]),
636 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[2]),
637 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[3]),
638 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[4]),
639 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[5]),
640 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[6]),
641 SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[7]),
642 SSMFIELD_ENTRY_TERM()
643};
644#endif
645
646/** Saved state field descriptors for X86XSAVEZMMHI256. */
647static const SSMFIELD g_aCpumZmmHi256Fields[] =
648{
649 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[0]),
650 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[1]),
651 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[2]),
652 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[3]),
653 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[4]),
654 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[5]),
655 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[6]),
656 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[7]),
657 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[8]),
658 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[9]),
659 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[10]),
660 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[11]),
661 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[12]),
662 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[13]),
663 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[14]),
664 SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[15]),
665 SSMFIELD_ENTRY_TERM()
666};
667
668/** Saved state field descriptors for X86XSAVEZMM16HI. */
669static const SSMFIELD g_aCpumZmm16HiFields[] =
670{
671 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[0]),
672 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[1]),
673 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[2]),
674 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[3]),
675 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[4]),
676 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[5]),
677 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[6]),
678 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[7]),
679 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[8]),
680 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[9]),
681 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[10]),
682 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[11]),
683 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[12]),
684 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[13]),
685 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[14]),
686 SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[15]),
687 SSMFIELD_ENTRY_TERM()
688};
689
690
691
692/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
693 * registeres changed. */
694static const SSMFIELD g_aCpumX87FieldsMem[] =
695{
696 SSMFIELD_ENTRY( X86FXSTATE, FCW),
697 SSMFIELD_ENTRY( X86FXSTATE, FSW),
698 SSMFIELD_ENTRY( X86FXSTATE, FTW),
699 SSMFIELD_ENTRY( X86FXSTATE, FOP),
700 SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
701 SSMFIELD_ENTRY( X86FXSTATE, CS),
702 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
703 SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
704 SSMFIELD_ENTRY( X86FXSTATE, DS),
705 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
706 SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
707 SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
708 SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
709 SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
710 SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
711 SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
712 SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
713 SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
714 SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
715 SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
716 SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
717 SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
718 SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
719 SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
720 SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
721 SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
722 SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
723 SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
724 SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
725 SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
726 SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
727 SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
728 SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
729 SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
730 SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
731 SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
732 SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdRest),
733 SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdForSoftware),
734};
735
736/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
737 * registeres changed. */
738static const SSMFIELD g_aCpumCtxFieldsMem[] =
739{
740 SSMFIELD_ENTRY( CPUMCTX, rdi),
741 SSMFIELD_ENTRY( CPUMCTX, rsi),
742 SSMFIELD_ENTRY( CPUMCTX, rbp),
743 SSMFIELD_ENTRY( CPUMCTX, rax),
744 SSMFIELD_ENTRY( CPUMCTX, rbx),
745 SSMFIELD_ENTRY( CPUMCTX, rdx),
746 SSMFIELD_ENTRY( CPUMCTX, rcx),
747 SSMFIELD_ENTRY( CPUMCTX, rsp),
748 SSMFIELD_ENTRY_OLD( lss_esp, sizeof(uint32_t)),
749 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
750 SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
751 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
752 SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
753 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
754 SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
755 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
756 SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
757 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
758 SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
759 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
760 SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
761 SSMFIELD_ENTRY( CPUMCTX, rflags),
762 SSMFIELD_ENTRY( CPUMCTX, rip),
763 SSMFIELD_ENTRY( CPUMCTX, r8),
764 SSMFIELD_ENTRY( CPUMCTX, r9),
765 SSMFIELD_ENTRY( CPUMCTX, r10),
766 SSMFIELD_ENTRY( CPUMCTX, r11),
767 SSMFIELD_ENTRY( CPUMCTX, r12),
768 SSMFIELD_ENTRY( CPUMCTX, r13),
769 SSMFIELD_ENTRY( CPUMCTX, r14),
770 SSMFIELD_ENTRY( CPUMCTX, r15),
771 SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
772 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
773 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
774 SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
775 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
776 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
777 SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
778 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
779 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
780 SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
781 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
782 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
783 SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
784 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
785 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
786 SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
787 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
788 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
789 SSMFIELD_ENTRY( CPUMCTX, cr0),
790 SSMFIELD_ENTRY( CPUMCTX, cr2),
791 SSMFIELD_ENTRY( CPUMCTX, cr3),
792 SSMFIELD_ENTRY( CPUMCTX, cr4),
793 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
794 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
795 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
796 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
797 SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
798 SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
799 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
800 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
801 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
802 SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
803 SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
804 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
805 SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
806 SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
807 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
808 SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
809 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
810 SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
811 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
812 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
813 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
814 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
815 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
816 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
817 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
818 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
819 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
820 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
821 SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
822 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
823 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
824 SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
825 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
826 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
827 SSMFIELD_ENTRY_TERM()
828};
829
830/** Saved state field descriptors for CPUMCTX_VER1_6. */
831static const SSMFIELD g_aCpumX87FieldsV16[] =
832{
833 SSMFIELD_ENTRY( X86FXSTATE, FCW),
834 SSMFIELD_ENTRY( X86FXSTATE, FSW),
835 SSMFIELD_ENTRY( X86FXSTATE, FTW),
836 SSMFIELD_ENTRY( X86FXSTATE, FOP),
837 SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
838 SSMFIELD_ENTRY( X86FXSTATE, CS),
839 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
840 SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
841 SSMFIELD_ENTRY( X86FXSTATE, DS),
842 SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
843 SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
844 SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
845 SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
846 SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
847 SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
848 SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
849 SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
850 SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
851 SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
852 SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
853 SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
854 SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
855 SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
856 SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
857 SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
858 SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
859 SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
860 SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
861 SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
862 SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
863 SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
864 SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
865 SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
866 SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
867 SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
868 SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
869 SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdRest),
870 SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdForSoftware),
871 SSMFIELD_ENTRY_TERM()
872};
873
874/** Saved state field descriptors for CPUMCTX_VER1_6. */
875static const SSMFIELD g_aCpumCtxFieldsV16[] =
876{
877 SSMFIELD_ENTRY( CPUMCTX, rdi),
878 SSMFIELD_ENTRY( CPUMCTX, rsi),
879 SSMFIELD_ENTRY( CPUMCTX, rbp),
880 SSMFIELD_ENTRY( CPUMCTX, rax),
881 SSMFIELD_ENTRY( CPUMCTX, rbx),
882 SSMFIELD_ENTRY( CPUMCTX, rdx),
883 SSMFIELD_ENTRY( CPUMCTX, rcx),
884 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, rsp),
885 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
886 SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
887 SSMFIELD_ENTRY_OLD( CPUMCTX, sizeof(uint64_t) /*rsp_notused*/),
888 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
889 SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
890 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
891 SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
892 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
893 SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
894 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
895 SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
896 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
897 SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
898 SSMFIELD_ENTRY( CPUMCTX, rflags),
899 SSMFIELD_ENTRY( CPUMCTX, rip),
900 SSMFIELD_ENTRY( CPUMCTX, r8),
901 SSMFIELD_ENTRY( CPUMCTX, r9),
902 SSMFIELD_ENTRY( CPUMCTX, r10),
903 SSMFIELD_ENTRY( CPUMCTX, r11),
904 SSMFIELD_ENTRY( CPUMCTX, r12),
905 SSMFIELD_ENTRY( CPUMCTX, r13),
906 SSMFIELD_ENTRY( CPUMCTX, r14),
907 SSMFIELD_ENTRY( CPUMCTX, r15),
908 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, es.u64Base),
909 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
910 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
911 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, cs.u64Base),
912 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
913 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
914 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ss.u64Base),
915 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
916 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
917 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ds.u64Base),
918 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
919 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
920 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, fs.u64Base),
921 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
922 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
923 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gs.u64Base),
924 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
925 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
926 SSMFIELD_ENTRY( CPUMCTX, cr0),
927 SSMFIELD_ENTRY( CPUMCTX, cr2),
928 SSMFIELD_ENTRY( CPUMCTX, cr3),
929 SSMFIELD_ENTRY( CPUMCTX, cr4),
930 SSMFIELD_ENTRY_OLD( cr8, sizeof(uint64_t)),
931 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
932 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
933 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
934 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
935 SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
936 SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
937 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
938 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
939 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
940 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gdtr.pGdt),
941 SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
942 SSMFIELD_ENTRY_OLD( gdtrPadding64, sizeof(uint64_t)),
943 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
944 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, idtr.pIdt),
945 SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
946 SSMFIELD_ENTRY_OLD( idtrPadding64, sizeof(uint64_t)),
947 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
948 SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
949 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
950 SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
951 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
952 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
953 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
954 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
955 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
956 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
957 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
958 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
959 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
960 SSMFIELD_ENTRY_OLD( msrFSBASE, sizeof(uint64_t)),
961 SSMFIELD_ENTRY_OLD( msrGSBASE, sizeof(uint64_t)),
962 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
963 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ldtr.u64Base),
964 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
965 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
966 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, tr.u64Base),
967 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
968 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
969 SSMFIELD_ENTRY_OLD( padding, sizeof(uint32_t)*2),
970 SSMFIELD_ENTRY_TERM()
971};
972
973
974/**
975 * Checks for partial/leaky FXSAVE/FXRSTOR handling on AMD CPUs.
976 *
977 * AMD K7, K8 and newer AMD CPUs do not save/restore the x87 error pointers
978 * (last instruction pointer, last data pointer, last opcode) except when the ES
979 * bit (Exception Summary) in x87 FSW (FPU Status Word) is set. Thus if we don't
980 * clear these registers there is potential, local FPU leakage from a process
981 * using the FPU to another.
982 *
983 * See AMD Instruction Reference for FXSAVE, FXRSTOR.
984 *
985 * @param pVM The cross context VM structure.
986 */
987static void cpumR3CheckLeakyFpu(PVM pVM)
988{
989 uint32_t u32CpuVersion = ASMCpuId_EAX(1);
990 uint32_t const u32Family = u32CpuVersion >> 8;
991 if ( u32Family >= 6 /* K7 and higher */
992 && (ASMIsAmdCpu() || ASMIsHygonCpu()) )
993 {
994 uint32_t cExt = ASMCpuId_EAX(0x80000000);
995 if (ASMIsValidExtRange(cExt))
996 {
997 uint32_t fExtFeaturesEDX = ASMCpuId_EDX(0x80000001);
998 if (fExtFeaturesEDX & X86_CPUID_AMD_FEATURE_EDX_FFXSR)
999 {
1000 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
1001 {
1002 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
1003 pVCpu->cpum.s.fUseFlags |= CPUM_USE_FFXSR_LEAKY;
1004 }
1005 Log(("CPUM: Host CPU has leaky fxsave/fxrstor behaviour\n"));
1006 }
1007 }
1008 }
1009}
1010
1011
1012/**
1013 * Initialize SVM hardware virtualization state (used to allocate it).
1014 *
1015 * @param pVM The cross context VM structure.
1016 */
1017static void cpumR3InitSvmHwVirtState(PVM pVM)
1018{
1019 Assert(pVM->cpum.s.GuestFeatures.fSvm);
1020
1021 LogRel(("CPUM: AMD-V nested-guest init\n"));
1022 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1023 {
1024 PVMCPU pVCpu = pVM->apCpusR3[i];
1025 pVCpu->cpum.s.Guest.hwvirt.enmHwvirt = CPUMHWVIRT_SVM;
1026
1027 AssertCompile(SVM_VMCB_PAGES * X86_PAGE_SIZE == sizeof(pVCpu->cpum.s.Guest.hwvirt.svm.Vmcb));
1028 AssertCompile(SVM_MSRPM_PAGES * X86_PAGE_SIZE == sizeof(pVCpu->cpum.s.Guest.hwvirt.svm.abMsrBitmap));
1029 AssertCompile(SVM_IOPM_PAGES * X86_PAGE_SIZE == sizeof(pVCpu->cpum.s.Guest.hwvirt.svm.abIoBitmap));
1030 }
1031}
1032
1033
1034/**
1035 * Resets per-VCPU SVM hardware virtualization state.
1036 *
1037 * @param pVCpu The cross context virtual CPU structure.
1038 */
1039DECLINLINE(void) cpumR3ResetSvmHwVirtState(PVMCPU pVCpu)
1040{
1041 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1042 Assert(pCtx->hwvirt.enmHwvirt == CPUMHWVIRT_SVM);
1043
1044 RT_ZERO(pCtx->hwvirt.svm.Vmcb);
1045 pCtx->hwvirt.svm.uMsrHSavePa = 0;
1046 pCtx->hwvirt.svm.uPrevPauseTick = 0;
1047}
1048
1049
1050/**
1051 * Allocates memory for the VMX hardware virtualization state.
1052 *
1053 * @param pVM The cross context VM structure.
1054 */
1055static void cpumR3InitVmxHwVirtState(PVM pVM)
1056{
1057 LogRel(("CPUM: VT-x nested-guest init\n"));
1058 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1059 {
1060 PVMCPU pVCpu = pVM->apCpusR3[i];
1061 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1062
1063 pCtx->hwvirt.enmHwvirt = CPUMHWVIRT_VMX;
1064
1065 AssertCompile(sizeof(pCtx->hwvirt.vmx.Vmcs) == VMX_V_VMCS_PAGES * X86_PAGE_SIZE);
1066 AssertCompile(sizeof(pCtx->hwvirt.vmx.Vmcs) == VMX_V_VMCS_SIZE);
1067 AssertCompile(sizeof(pCtx->hwvirt.vmx.ShadowVmcs) == VMX_V_SHADOW_VMCS_PAGES * X86_PAGE_SIZE);
1068 AssertCompile(sizeof(pCtx->hwvirt.vmx.ShadowVmcs) == VMX_V_SHADOW_VMCS_SIZE);
1069 AssertCompile(sizeof(pCtx->hwvirt.vmx.abVmreadBitmap) == VMX_V_VMREAD_VMWRITE_BITMAP_PAGES * X86_PAGE_SIZE);
1070 AssertCompile(sizeof(pCtx->hwvirt.vmx.abVmreadBitmap) == VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
1071 AssertCompile(sizeof(pCtx->hwvirt.vmx.abVmwriteBitmap) == VMX_V_VMREAD_VMWRITE_BITMAP_PAGES * X86_PAGE_SIZE);
1072 AssertCompile(sizeof(pCtx->hwvirt.vmx.abVmwriteBitmap) == VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
1073 AssertCompile(sizeof(pCtx->hwvirt.vmx.aEntryMsrLoadArea) == VMX_V_AUTOMSR_AREA_PAGES * X86_PAGE_SIZE);
1074 AssertCompile(sizeof(pCtx->hwvirt.vmx.aEntryMsrLoadArea) == VMX_V_AUTOMSR_AREA_SIZE);
1075 AssertCompile(sizeof(pCtx->hwvirt.vmx.aExitMsrStoreArea) == VMX_V_AUTOMSR_AREA_PAGES * X86_PAGE_SIZE);
1076 AssertCompile(sizeof(pCtx->hwvirt.vmx.aExitMsrStoreArea) == VMX_V_AUTOMSR_AREA_SIZE);
1077 AssertCompile(sizeof(pCtx->hwvirt.vmx.aExitMsrLoadArea) == VMX_V_AUTOMSR_AREA_PAGES * X86_PAGE_SIZE);
1078 AssertCompile(sizeof(pCtx->hwvirt.vmx.aExitMsrLoadArea) == VMX_V_AUTOMSR_AREA_SIZE);
1079 AssertCompile(sizeof(pCtx->hwvirt.vmx.abMsrBitmap) == VMX_V_MSR_BITMAP_PAGES * X86_PAGE_SIZE);
1080 AssertCompile(sizeof(pCtx->hwvirt.vmx.abMsrBitmap) == VMX_V_MSR_BITMAP_SIZE);
1081 AssertCompile(sizeof(pCtx->hwvirt.vmx.abIoBitmap) == (VMX_V_IO_BITMAP_A_PAGES + VMX_V_IO_BITMAP_B_PAGES) * X86_PAGE_SIZE);
1082 AssertCompile(sizeof(pCtx->hwvirt.vmx.abIoBitmap) == VMX_V_IO_BITMAP_A_SIZE + VMX_V_IO_BITMAP_B_SIZE);
1083 AssertCompile(sizeof(pCtx->hwvirt.vmx.abVirtApicPage) == VMX_V_VIRT_APIC_PAGES * X86_PAGE_SIZE);
1084 AssertCompile(sizeof(pCtx->hwvirt.vmx.abVirtApicPage) == VMX_V_VIRT_APIC_SIZE);
1085
1086 /*
1087 * Zero out all allocated pages (should compress well for saved-state).
1088 */
1089 /** @todo r=bird: this is and always was unnecessary - they are already zeroed. */
1090 RT_ZERO(pCtx->hwvirt.vmx.Vmcs);
1091 RT_ZERO(pCtx->hwvirt.vmx.ShadowVmcs);
1092 RT_ZERO(pCtx->hwvirt.vmx.abVmreadBitmap);
1093 RT_ZERO(pCtx->hwvirt.vmx.abVmwriteBitmap);
1094 RT_ZERO(pCtx->hwvirt.vmx.aEntryMsrLoadArea);
1095 RT_ZERO(pCtx->hwvirt.vmx.aExitMsrStoreArea);
1096 RT_ZERO(pCtx->hwvirt.vmx.aExitMsrLoadArea);
1097 RT_ZERO(pCtx->hwvirt.vmx.abMsrBitmap);
1098 RT_ZERO(pCtx->hwvirt.vmx.abIoBitmap);
1099 RT_ZERO(pCtx->hwvirt.vmx.abVirtApicPage);
1100 }
1101}
1102
1103
1104/**
1105 * Resets per-VCPU VMX hardware virtualization state.
1106 *
1107 * @param pVCpu The cross context virtual CPU structure.
1108 */
1109DECLINLINE(void) cpumR3ResetVmxHwVirtState(PVMCPU pVCpu)
1110{
1111 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1112 Assert(pCtx->hwvirt.enmHwvirt == CPUMHWVIRT_VMX);
1113
1114 RT_ZERO(pCtx->hwvirt.vmx.Vmcs);
1115 RT_ZERO(pCtx->hwvirt.vmx.ShadowVmcs);
1116 pCtx->hwvirt.vmx.GCPhysVmxon = NIL_RTGCPHYS;
1117 pCtx->hwvirt.vmx.GCPhysShadowVmcs = NIL_RTGCPHYS;
1118 pCtx->hwvirt.vmx.GCPhysVmxon = NIL_RTGCPHYS;
1119 pCtx->hwvirt.vmx.fInVmxRootMode = false;
1120 pCtx->hwvirt.vmx.fInVmxNonRootMode = false;
1121 /* Don't reset diagnostics here. */
1122
1123 /* Stop any VMX-preemption timer. */
1124 CPUMStopGuestVmxPremptTimer(pVCpu);
1125
1126 /* Clear all nested-guest FFs. */
1127 VMCPU_FF_CLEAR_MASK(pVCpu, VMCPU_FF_VMX_ALL_MASK);
1128}
1129
1130
1131/**
1132 * Displays the host and guest VMX features.
1133 *
1134 * @param pVM The cross context VM structure.
1135 * @param pHlp The info helper functions.
1136 * @param pszArgs "terse", "default" or "verbose".
1137 */
1138DECLCALLBACK(void) cpumR3InfoVmxFeatures(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1139{
1140 RT_NOREF(pszArgs);
1141 PCCPUMFEATURES pHostFeatures = &pVM->cpum.s.HostFeatures;
1142 PCCPUMFEATURES pGuestFeatures = &pVM->cpum.s.GuestFeatures;
1143 if ( pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_INTEL
1144 || pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_VIA
1145 || pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_SHANGHAI)
1146 {
1147#define VMXFEATDUMP(a_szDesc, a_Var) \
1148 pHlp->pfnPrintf(pHlp, " %s = %u (%u)\n", a_szDesc, pGuestFeatures->a_Var, pHostFeatures->a_Var)
1149
1150 pHlp->pfnPrintf(pHlp, "Nested hardware virtualization - VMX features\n");
1151 pHlp->pfnPrintf(pHlp, " Mnemonic - Description = guest (host)\n");
1152 VMXFEATDUMP("VMX - Virtual-Machine Extensions ", fVmx);
1153 /* Basic. */
1154 VMXFEATDUMP("InsOutInfo - INS/OUTS instruction info. ", fVmxInsOutInfo);
1155
1156 /* Pin-based controls. */
1157 VMXFEATDUMP("ExtIntExit - External interrupt exiting ", fVmxExtIntExit);
1158 VMXFEATDUMP("NmiExit - NMI exiting ", fVmxNmiExit);
1159 VMXFEATDUMP("VirtNmi - Virtual NMIs ", fVmxVirtNmi);
1160 VMXFEATDUMP("PreemptTimer - VMX preemption timer ", fVmxPreemptTimer);
1161 VMXFEATDUMP("PostedInt - Posted interrupts ", fVmxPostedInt);
1162
1163 /* Processor-based controls. */
1164 VMXFEATDUMP("IntWindowExit - Interrupt-window exiting ", fVmxIntWindowExit);
1165 VMXFEATDUMP("TscOffsetting - TSC offsetting ", fVmxTscOffsetting);
1166 VMXFEATDUMP("HltExit - HLT exiting ", fVmxHltExit);
1167 VMXFEATDUMP("InvlpgExit - INVLPG exiting ", fVmxInvlpgExit);
1168 VMXFEATDUMP("MwaitExit - MWAIT exiting ", fVmxMwaitExit);
1169 VMXFEATDUMP("RdpmcExit - RDPMC exiting ", fVmxRdpmcExit);
1170 VMXFEATDUMP("RdtscExit - RDTSC exiting ", fVmxRdtscExit);
1171 VMXFEATDUMP("Cr3LoadExit - CR3-load exiting ", fVmxCr3LoadExit);
1172 VMXFEATDUMP("Cr3StoreExit - CR3-store exiting ", fVmxCr3StoreExit);
1173 VMXFEATDUMP("TertiaryExecCtls - Activate tertiary controls ", fVmxTertiaryExecCtls);
1174 VMXFEATDUMP("Cr8LoadExit - CR8-load exiting ", fVmxCr8LoadExit);
1175 VMXFEATDUMP("Cr8StoreExit - CR8-store exiting ", fVmxCr8StoreExit);
1176 VMXFEATDUMP("UseTprShadow - Use TPR shadow ", fVmxUseTprShadow);
1177 VMXFEATDUMP("NmiWindowExit - NMI-window exiting ", fVmxNmiWindowExit);
1178 VMXFEATDUMP("MovDRxExit - Mov-DR exiting ", fVmxMovDRxExit);
1179 VMXFEATDUMP("UncondIoExit - Unconditional I/O exiting ", fVmxUncondIoExit);
1180 VMXFEATDUMP("UseIoBitmaps - Use I/O bitmaps ", fVmxUseIoBitmaps);
1181 VMXFEATDUMP("MonitorTrapFlag - Monitor Trap Flag ", fVmxMonitorTrapFlag);
1182 VMXFEATDUMP("UseMsrBitmaps - MSR bitmaps ", fVmxUseMsrBitmaps);
1183 VMXFEATDUMP("MonitorExit - MONITOR exiting ", fVmxMonitorExit);
1184 VMXFEATDUMP("PauseExit - PAUSE exiting ", fVmxPauseExit);
1185 VMXFEATDUMP("SecondaryExecCtl - Activate secondary controls ", fVmxSecondaryExecCtls);
1186
1187 /* Secondary processor-based controls. */
1188 VMXFEATDUMP("VirtApic - Virtualize-APIC accesses ", fVmxVirtApicAccess);
1189 VMXFEATDUMP("Ept - Extended Page Tables ", fVmxEpt);
1190 VMXFEATDUMP("DescTableExit - Descriptor-table exiting ", fVmxDescTableExit);
1191 VMXFEATDUMP("Rdtscp - Enable RDTSCP ", fVmxRdtscp);
1192 VMXFEATDUMP("VirtX2ApicMode - Virtualize-x2APIC mode ", fVmxVirtX2ApicMode);
1193 VMXFEATDUMP("Vpid - Enable VPID ", fVmxVpid);
1194 VMXFEATDUMP("WbinvdExit - WBINVD exiting ", fVmxWbinvdExit);
1195 VMXFEATDUMP("UnrestrictedGuest - Unrestricted guest ", fVmxUnrestrictedGuest);
1196 VMXFEATDUMP("ApicRegVirt - APIC-register virtualization ", fVmxApicRegVirt);
1197 VMXFEATDUMP("VirtIntDelivery - Virtual-interrupt delivery ", fVmxVirtIntDelivery);
1198 VMXFEATDUMP("PauseLoopExit - PAUSE-loop exiting ", fVmxPauseLoopExit);
1199 VMXFEATDUMP("RdrandExit - RDRAND exiting ", fVmxRdrandExit);
1200 VMXFEATDUMP("Invpcid - Enable INVPCID ", fVmxInvpcid);
1201 VMXFEATDUMP("VmFuncs - Enable VM Functions ", fVmxVmFunc);
1202 VMXFEATDUMP("VmcsShadowing - VMCS shadowing ", fVmxVmcsShadowing);
1203 VMXFEATDUMP("RdseedExiting - RDSEED exiting ", fVmxRdseedExit);
1204 VMXFEATDUMP("PML - Page-Modification Log (PML) ", fVmxPml);
1205 VMXFEATDUMP("EptVe - EPT violations can cause #VE ", fVmxEptXcptVe);
1206 VMXFEATDUMP("ConcealVmxFromPt - Conceal VMX from Processor Trace ", fVmxConcealVmxFromPt);
1207 VMXFEATDUMP("XsavesXRstors - Enable XSAVES/XRSTORS ", fVmxXsavesXrstors);
1208 VMXFEATDUMP("ModeBasedExecuteEpt - Mode-based execute permissions ", fVmxModeBasedExecuteEpt);
1209 VMXFEATDUMP("SppEpt - Sub-page page write permissions for EPT ", fVmxSppEpt);
1210 VMXFEATDUMP("PtEpt - Processor Trace address' translatable by EPT ", fVmxPtEpt);
1211 VMXFEATDUMP("UseTscScaling - Use TSC scaling ", fVmxUseTscScaling);
1212 VMXFEATDUMP("UserWaitPause - Enable TPAUSE, UMONITOR and UMWAIT ", fVmxUserWaitPause);
1213 VMXFEATDUMP("EnclvExit - ENCLV exiting ", fVmxEnclvExit);
1214
1215 /* Tertiary processor-based controls. */
1216 VMXFEATDUMP("LoadIwKeyExit - LOADIWKEY exiting ", fVmxLoadIwKeyExit);
1217
1218 /* VM-entry controls. */
1219 VMXFEATDUMP("EntryLoadDebugCtls - Load debug controls on VM-entry ", fVmxEntryLoadDebugCtls);
1220 VMXFEATDUMP("Ia32eModeGuest - IA-32e mode guest ", fVmxIa32eModeGuest);
1221 VMXFEATDUMP("EntryLoadEferMsr - Load IA32_EFER MSR on VM-entry ", fVmxEntryLoadEferMsr);
1222 VMXFEATDUMP("EntryLoadPatMsr - Load IA32_PAT MSR on VM-entry ", fVmxEntryLoadPatMsr);
1223
1224 /* VM-exit controls. */
1225 VMXFEATDUMP("ExitSaveDebugCtls - Save debug controls on VM-exit ", fVmxExitSaveDebugCtls);
1226 VMXFEATDUMP("HostAddrSpaceSize - Host address-space size ", fVmxHostAddrSpaceSize);
1227 VMXFEATDUMP("ExitAckExtInt - Acknowledge interrupt on VM-exit ", fVmxExitAckExtInt);
1228 VMXFEATDUMP("ExitSavePatMsr - Save IA32_PAT MSR on VM-exit ", fVmxExitSavePatMsr);
1229 VMXFEATDUMP("ExitLoadPatMsr - Load IA32_PAT MSR on VM-exit ", fVmxExitLoadPatMsr);
1230 VMXFEATDUMP("ExitSaveEferMsr - Save IA32_EFER MSR on VM-exit ", fVmxExitSaveEferMsr);
1231 VMXFEATDUMP("ExitLoadEferMsr - Load IA32_EFER MSR on VM-exit ", fVmxExitLoadEferMsr);
1232 VMXFEATDUMP("SavePreemptTimer - Save VMX-preemption timer ", fVmxSavePreemptTimer);
1233
1234 /* Miscellaneous data. */
1235 VMXFEATDUMP("ExitSaveEferLma - Save IA32_EFER.LMA on VM-exit ", fVmxExitSaveEferLma);
1236 VMXFEATDUMP("IntelPt - Intel PT (Processor Trace) in VMX operation ", fVmxPt);
1237 VMXFEATDUMP("VmwriteAll - VMWRITE to any supported VMCS field ", fVmxVmwriteAll);
1238 VMXFEATDUMP("EntryInjectSoftInt - Inject softint. with 0-len instr. ", fVmxEntryInjectSoftInt);
1239#undef VMXFEATDUMP
1240 }
1241 else
1242 pHlp->pfnPrintf(pHlp, "No VMX features present - requires an Intel or compatible CPU.\n");
1243}
1244
1245
1246/**
1247 * Checks whether nested-guest execution using hardware-assisted VMX (e.g, using HM
1248 * or NEM) is allowed.
1249 *
1250 * @returns @c true if hardware-assisted nested-guest execution is allowed, @c false
1251 * otherwise.
1252 * @param pVM The cross context VM structure.
1253 */
1254static bool cpumR3IsHwAssistNstGstExecAllowed(PVM pVM)
1255{
1256 AssertMsg(pVM->bMainExecutionEngine != VM_EXEC_ENGINE_NOT_SET, ("Calling this function too early!\n"));
1257#ifndef VBOX_WITH_NESTED_HWVIRT_ONLY_IN_IEM
1258 if ( pVM->bMainExecutionEngine == VM_EXEC_ENGINE_HW_VIRT
1259 || pVM->bMainExecutionEngine == VM_EXEC_ENGINE_NATIVE_API)
1260 return true;
1261#else
1262 NOREF(pVM);
1263#endif
1264 return false;
1265}
1266
1267
1268/**
1269 * Initializes the VMX guest MSRs from guest CPU features based on the host MSRs.
1270 *
1271 * @param pVM The cross context VM structure.
1272 * @param pHostVmxMsrs The host VMX MSRs. Pass NULL when fully emulating VMX
1273 * and no hardware-assisted nested-guest execution is
1274 * possible for this VM.
1275 * @param pGuestFeatures The guest features to use (only VMX features are
1276 * accessed).
1277 * @param pGuestVmxMsrs Where to store the initialized guest VMX MSRs.
1278 *
1279 * @remarks This function ASSUMES the VMX guest-features are already exploded!
1280 */
1281static void cpumR3InitVmxGuestMsrs(PVM pVM, PCVMXMSRS pHostVmxMsrs, PCCPUMFEATURES pGuestFeatures, PVMXMSRS pGuestVmxMsrs)
1282{
1283 bool const fIsNstGstHwExecAllowed = cpumR3IsHwAssistNstGstExecAllowed(pVM);
1284
1285 Assert(!fIsNstGstHwExecAllowed || pHostVmxMsrs);
1286 Assert(pGuestFeatures->fVmx);
1287
1288 /*
1289 * We don't support the following MSRs yet:
1290 * - True Pin-based VM-execution controls.
1291 * - True Processor-based VM-execution controls.
1292 * - True VM-entry VM-execution controls.
1293 * - True VM-exit VM-execution controls.
1294 */
1295
1296 /* Basic information. */
1297 {
1298 uint64_t const u64Basic = RT_BF_MAKE(VMX_BF_BASIC_VMCS_ID, VMX_V_VMCS_REVISION_ID )
1299 | RT_BF_MAKE(VMX_BF_BASIC_VMCS_SIZE, VMX_V_VMCS_SIZE )
1300 | RT_BF_MAKE(VMX_BF_BASIC_PHYSADDR_WIDTH, !pGuestFeatures->fLongMode )
1301 | RT_BF_MAKE(VMX_BF_BASIC_DUAL_MON, 0 )
1302 | RT_BF_MAKE(VMX_BF_BASIC_VMCS_MEM_TYPE, VMX_BASIC_MEM_TYPE_WB )
1303 | RT_BF_MAKE(VMX_BF_BASIC_VMCS_INS_OUTS, pGuestFeatures->fVmxInsOutInfo)
1304 | RT_BF_MAKE(VMX_BF_BASIC_TRUE_CTLS, 0 );
1305 pGuestVmxMsrs->u64Basic = u64Basic;
1306 }
1307
1308 /* Pin-based VM-execution controls. */
1309 {
1310 uint32_t const fFeatures = (pGuestFeatures->fVmxExtIntExit << VMX_BF_PIN_CTLS_EXT_INT_EXIT_SHIFT )
1311 | (pGuestFeatures->fVmxNmiExit << VMX_BF_PIN_CTLS_NMI_EXIT_SHIFT )
1312 | (pGuestFeatures->fVmxVirtNmi << VMX_BF_PIN_CTLS_VIRT_NMI_SHIFT )
1313 | (pGuestFeatures->fVmxPreemptTimer << VMX_BF_PIN_CTLS_PREEMPT_TIMER_SHIFT)
1314 | (pGuestFeatures->fVmxPostedInt << VMX_BF_PIN_CTLS_POSTED_INT_SHIFT );
1315 uint32_t const fAllowed0 = VMX_PIN_CTLS_DEFAULT1;
1316 uint32_t const fAllowed1 = fFeatures | VMX_PIN_CTLS_DEFAULT1;
1317 AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n",
1318 fAllowed0, fAllowed1, fFeatures));
1319 pGuestVmxMsrs->PinCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1320 }
1321
1322 /* Processor-based VM-execution controls. */
1323 {
1324 uint32_t const fFeatures = (pGuestFeatures->fVmxIntWindowExit << VMX_BF_PROC_CTLS_INT_WINDOW_EXIT_SHIFT )
1325 | (pGuestFeatures->fVmxTscOffsetting << VMX_BF_PROC_CTLS_USE_TSC_OFFSETTING_SHIFT)
1326 | (pGuestFeatures->fVmxHltExit << VMX_BF_PROC_CTLS_HLT_EXIT_SHIFT )
1327 | (pGuestFeatures->fVmxInvlpgExit << VMX_BF_PROC_CTLS_INVLPG_EXIT_SHIFT )
1328 | (pGuestFeatures->fVmxMwaitExit << VMX_BF_PROC_CTLS_MWAIT_EXIT_SHIFT )
1329 | (pGuestFeatures->fVmxRdpmcExit << VMX_BF_PROC_CTLS_RDPMC_EXIT_SHIFT )
1330 | (pGuestFeatures->fVmxRdtscExit << VMX_BF_PROC_CTLS_RDTSC_EXIT_SHIFT )
1331 | (pGuestFeatures->fVmxCr3LoadExit << VMX_BF_PROC_CTLS_CR3_LOAD_EXIT_SHIFT )
1332 | (pGuestFeatures->fVmxCr3StoreExit << VMX_BF_PROC_CTLS_CR3_STORE_EXIT_SHIFT )
1333 | (pGuestFeatures->fVmxTertiaryExecCtls << VMX_BF_PROC_CTLS_USE_TERTIARY_CTLS_SHIFT )
1334 | (pGuestFeatures->fVmxCr8LoadExit << VMX_BF_PROC_CTLS_CR8_LOAD_EXIT_SHIFT )
1335 | (pGuestFeatures->fVmxCr8StoreExit << VMX_BF_PROC_CTLS_CR8_STORE_EXIT_SHIFT )
1336 | (pGuestFeatures->fVmxUseTprShadow << VMX_BF_PROC_CTLS_USE_TPR_SHADOW_SHIFT )
1337 | (pGuestFeatures->fVmxNmiWindowExit << VMX_BF_PROC_CTLS_NMI_WINDOW_EXIT_SHIFT )
1338 | (pGuestFeatures->fVmxMovDRxExit << VMX_BF_PROC_CTLS_MOV_DR_EXIT_SHIFT )
1339 | (pGuestFeatures->fVmxUncondIoExit << VMX_BF_PROC_CTLS_UNCOND_IO_EXIT_SHIFT )
1340 | (pGuestFeatures->fVmxUseIoBitmaps << VMX_BF_PROC_CTLS_USE_IO_BITMAPS_SHIFT )
1341 | (pGuestFeatures->fVmxMonitorTrapFlag << VMX_BF_PROC_CTLS_MONITOR_TRAP_FLAG_SHIFT )
1342 | (pGuestFeatures->fVmxUseMsrBitmaps << VMX_BF_PROC_CTLS_USE_MSR_BITMAPS_SHIFT )
1343 | (pGuestFeatures->fVmxMonitorExit << VMX_BF_PROC_CTLS_MONITOR_EXIT_SHIFT )
1344 | (pGuestFeatures->fVmxPauseExit << VMX_BF_PROC_CTLS_PAUSE_EXIT_SHIFT )
1345 | (pGuestFeatures->fVmxSecondaryExecCtls << VMX_BF_PROC_CTLS_USE_SECONDARY_CTLS_SHIFT);
1346 uint32_t const fAllowed0 = VMX_PROC_CTLS_DEFAULT1;
1347 uint32_t const fAllowed1 = fFeatures | VMX_PROC_CTLS_DEFAULT1;
1348 AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1349 fAllowed1, fFeatures));
1350 pGuestVmxMsrs->ProcCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1351 }
1352
1353 /* Secondary processor-based VM-execution controls. */
1354 if (pGuestFeatures->fVmxSecondaryExecCtls)
1355 {
1356 uint32_t const fFeatures = (pGuestFeatures->fVmxVirtApicAccess << VMX_BF_PROC_CTLS2_VIRT_APIC_ACCESS_SHIFT )
1357 | (pGuestFeatures->fVmxEpt << VMX_BF_PROC_CTLS2_EPT_SHIFT )
1358 | (pGuestFeatures->fVmxDescTableExit << VMX_BF_PROC_CTLS2_DESC_TABLE_EXIT_SHIFT )
1359 | (pGuestFeatures->fVmxRdtscp << VMX_BF_PROC_CTLS2_RDTSCP_SHIFT )
1360 | (pGuestFeatures->fVmxVirtX2ApicMode << VMX_BF_PROC_CTLS2_VIRT_X2APIC_MODE_SHIFT )
1361 | (pGuestFeatures->fVmxVpid << VMX_BF_PROC_CTLS2_VPID_SHIFT )
1362 | (pGuestFeatures->fVmxWbinvdExit << VMX_BF_PROC_CTLS2_WBINVD_EXIT_SHIFT )
1363 | (pGuestFeatures->fVmxUnrestrictedGuest << VMX_BF_PROC_CTLS2_UNRESTRICTED_GUEST_SHIFT )
1364 | (pGuestFeatures->fVmxApicRegVirt << VMX_BF_PROC_CTLS2_APIC_REG_VIRT_SHIFT )
1365 | (pGuestFeatures->fVmxVirtIntDelivery << VMX_BF_PROC_CTLS2_VIRT_INT_DELIVERY_SHIFT )
1366 | (pGuestFeatures->fVmxPauseLoopExit << VMX_BF_PROC_CTLS2_PAUSE_LOOP_EXIT_SHIFT )
1367 | (pGuestFeatures->fVmxRdrandExit << VMX_BF_PROC_CTLS2_RDRAND_EXIT_SHIFT )
1368 | (pGuestFeatures->fVmxInvpcid << VMX_BF_PROC_CTLS2_INVPCID_SHIFT )
1369 | (pGuestFeatures->fVmxVmFunc << VMX_BF_PROC_CTLS2_VMFUNC_SHIFT )
1370 | (pGuestFeatures->fVmxVmcsShadowing << VMX_BF_PROC_CTLS2_VMCS_SHADOWING_SHIFT )
1371 | (pGuestFeatures->fVmxRdseedExit << VMX_BF_PROC_CTLS2_RDSEED_EXIT_SHIFT )
1372 | (pGuestFeatures->fVmxPml << VMX_BF_PROC_CTLS2_PML_SHIFT )
1373 | (pGuestFeatures->fVmxEptXcptVe << VMX_BF_PROC_CTLS2_EPT_VE_SHIFT )
1374 | (pGuestFeatures->fVmxConcealVmxFromPt << VMX_BF_PROC_CTLS2_CONCEAL_VMX_FROM_PT_SHIFT)
1375 | (pGuestFeatures->fVmxXsavesXrstors << VMX_BF_PROC_CTLS2_XSAVES_XRSTORS_SHIFT )
1376 | (pGuestFeatures->fVmxModeBasedExecuteEpt << VMX_BF_PROC_CTLS2_MODE_BASED_EPT_PERM_SHIFT)
1377 | (pGuestFeatures->fVmxSppEpt << VMX_BF_PROC_CTLS2_SPP_EPT_SHIFT )
1378 | (pGuestFeatures->fVmxPtEpt << VMX_BF_PROC_CTLS2_PT_EPT_SHIFT )
1379 | (pGuestFeatures->fVmxUseTscScaling << VMX_BF_PROC_CTLS2_TSC_SCALING_SHIFT )
1380 | (pGuestFeatures->fVmxUserWaitPause << VMX_BF_PROC_CTLS2_USER_WAIT_PAUSE_SHIFT )
1381 | (pGuestFeatures->fVmxEnclvExit << VMX_BF_PROC_CTLS2_ENCLV_EXIT_SHIFT );
1382 uint32_t const fAllowed0 = 0;
1383 uint32_t const fAllowed1 = fFeatures;
1384 pGuestVmxMsrs->ProcCtls2.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1385 }
1386
1387 /* Tertiary processor-based VM-execution controls. */
1388 if (pGuestFeatures->fVmxTertiaryExecCtls)
1389 {
1390 pGuestVmxMsrs->u64ProcCtls3 = (pGuestFeatures->fVmxLoadIwKeyExit << VMX_BF_PROC_CTLS3_LOADIWKEY_EXIT_SHIFT);
1391 }
1392
1393 /* VM-exit controls. */
1394 {
1395 uint32_t const fFeatures = (pGuestFeatures->fVmxExitSaveDebugCtls << VMX_BF_EXIT_CTLS_SAVE_DEBUG_SHIFT )
1396 | (pGuestFeatures->fVmxHostAddrSpaceSize << VMX_BF_EXIT_CTLS_HOST_ADDR_SPACE_SIZE_SHIFT)
1397 | (pGuestFeatures->fVmxExitAckExtInt << VMX_BF_EXIT_CTLS_ACK_EXT_INT_SHIFT )
1398 | (pGuestFeatures->fVmxExitSavePatMsr << VMX_BF_EXIT_CTLS_SAVE_PAT_MSR_SHIFT )
1399 | (pGuestFeatures->fVmxExitLoadPatMsr << VMX_BF_EXIT_CTLS_LOAD_PAT_MSR_SHIFT )
1400 | (pGuestFeatures->fVmxExitSaveEferMsr << VMX_BF_EXIT_CTLS_SAVE_EFER_MSR_SHIFT )
1401 | (pGuestFeatures->fVmxExitLoadEferMsr << VMX_BF_EXIT_CTLS_LOAD_EFER_MSR_SHIFT )
1402 | (pGuestFeatures->fVmxSavePreemptTimer << VMX_BF_EXIT_CTLS_SAVE_PREEMPT_TIMER_SHIFT );
1403 /* Set the default1 class bits. See Intel spec. A.4 "VM-exit Controls". */
1404 uint32_t const fAllowed0 = VMX_EXIT_CTLS_DEFAULT1;
1405 uint32_t const fAllowed1 = fFeatures | VMX_EXIT_CTLS_DEFAULT1;
1406 AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1407 fAllowed1, fFeatures));
1408 pGuestVmxMsrs->ExitCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1409 }
1410
1411 /* VM-entry controls. */
1412 {
1413 uint32_t const fFeatures = (pGuestFeatures->fVmxEntryLoadDebugCtls << VMX_BF_ENTRY_CTLS_LOAD_DEBUG_SHIFT )
1414 | (pGuestFeatures->fVmxIa32eModeGuest << VMX_BF_ENTRY_CTLS_IA32E_MODE_GUEST_SHIFT)
1415 | (pGuestFeatures->fVmxEntryLoadEferMsr << VMX_BF_ENTRY_CTLS_LOAD_EFER_MSR_SHIFT )
1416 | (pGuestFeatures->fVmxEntryLoadPatMsr << VMX_BF_ENTRY_CTLS_LOAD_PAT_MSR_SHIFT );
1417 uint32_t const fAllowed0 = VMX_ENTRY_CTLS_DEFAULT1;
1418 uint32_t const fAllowed1 = fFeatures | VMX_ENTRY_CTLS_DEFAULT1;
1419 AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed0=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1420 fAllowed1, fFeatures));
1421 pGuestVmxMsrs->EntryCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1422 }
1423
1424 /* Miscellaneous data. */
1425 {
1426 uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64Misc : 0;
1427
1428 uint8_t const cMaxMsrs = RT_MIN(RT_BF_GET(uHostMsr, VMX_BF_MISC_MAX_MSRS), VMX_V_AUTOMSR_COUNT_MAX);
1429 uint8_t const fActivityState = RT_BF_GET(uHostMsr, VMX_BF_MISC_ACTIVITY_STATES) & VMX_V_GUEST_ACTIVITY_STATE_MASK;
1430 pGuestVmxMsrs->u64Misc = RT_BF_MAKE(VMX_BF_MISC_PREEMPT_TIMER_TSC, VMX_V_PREEMPT_TIMER_SHIFT )
1431 | RT_BF_MAKE(VMX_BF_MISC_EXIT_SAVE_EFER_LMA, pGuestFeatures->fVmxExitSaveEferLma )
1432 | RT_BF_MAKE(VMX_BF_MISC_ACTIVITY_STATES, fActivityState )
1433 | RT_BF_MAKE(VMX_BF_MISC_INTEL_PT, pGuestFeatures->fVmxPt )
1434 | RT_BF_MAKE(VMX_BF_MISC_SMM_READ_SMBASE_MSR, 0 )
1435 | RT_BF_MAKE(VMX_BF_MISC_CR3_TARGET, VMX_V_CR3_TARGET_COUNT )
1436 | RT_BF_MAKE(VMX_BF_MISC_MAX_MSRS, cMaxMsrs )
1437 | RT_BF_MAKE(VMX_BF_MISC_VMXOFF_BLOCK_SMI, 0 )
1438 | RT_BF_MAKE(VMX_BF_MISC_VMWRITE_ALL, pGuestFeatures->fVmxVmwriteAll )
1439 | RT_BF_MAKE(VMX_BF_MISC_ENTRY_INJECT_SOFT_INT, pGuestFeatures->fVmxEntryInjectSoftInt)
1440 | RT_BF_MAKE(VMX_BF_MISC_MSEG_ID, VMX_V_MSEG_REV_ID );
1441 }
1442
1443 /* CR0 Fixed-0. */
1444 pGuestVmxMsrs->u64Cr0Fixed0 = pGuestFeatures->fVmxUnrestrictedGuest ? VMX_V_CR0_FIXED0_UX : VMX_V_CR0_FIXED0;
1445
1446 /* CR0 Fixed-1. */
1447 {
1448 /*
1449 * All CPUs I've looked at so far report CR0 fixed-1 bits as 0xffffffff.
1450 * This is different from CR4 fixed-1 bits which are reported as per the
1451 * CPU features and/or micro-architecture/generation. Why? Ask Intel.
1452 */
1453 uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64Cr0Fixed1 : 0xffffffff;
1454 pGuestVmxMsrs->u64Cr0Fixed1 = uHostMsr | pGuestVmxMsrs->u64Cr0Fixed0; /* Make sure the CR0 MB1 bits are not clear. */
1455 }
1456
1457 /* CR4 Fixed-0. */
1458 pGuestVmxMsrs->u64Cr4Fixed0 = VMX_V_CR4_FIXED0;
1459
1460 /* CR4 Fixed-1. */
1461 {
1462 uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64Cr4Fixed1 : CPUMGetGuestCR4ValidMask(pVM);
1463 pGuestVmxMsrs->u64Cr4Fixed1 = uHostMsr | pGuestVmxMsrs->u64Cr4Fixed0; /* Make sure the CR4 MB1 bits are not clear. */
1464 }
1465
1466 /* VMCS Enumeration. */
1467 pGuestVmxMsrs->u64VmcsEnum = VMX_V_VMCS_MAX_INDEX << VMX_BF_VMCS_ENUM_HIGHEST_IDX_SHIFT;
1468
1469 /* VPID and EPT Capabilities. */
1470 if (pGuestFeatures->fVmxEpt)
1471 {
1472 /*
1473 * INVVPID instruction always causes a VM-exit unconditionally, so we are free to fake
1474 * and emulate any INVVPID flush type. However, it only makes sense to expose the types
1475 * when INVVPID instruction is supported just to be more compatible with guest
1476 * hypervisors that may make assumptions by only looking at this MSR even though they
1477 * are technically supposed to refer to VMX_PROC_CTLS2_VPID first.
1478 *
1479 * See Intel spec. 25.1.2 "Instructions That Cause VM Exits Unconditionally".
1480 * See Intel spec. 30.3 "VMX Instructions".
1481 */
1482 uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64EptVpidCaps : UINT64_MAX;
1483 uint8_t const fVpid = pGuestFeatures->fVmxVpid;
1484
1485 uint8_t const fExecOnly = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_RWX_X_ONLY);
1486 uint8_t const fPml4 = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_PAGE_WALK_LENGTH_4);
1487 uint8_t const fMemTypeUc = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_MEMTYPE_UC);
1488 uint8_t const fMemTypeWb = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_MEMTYPE_WB);
1489 uint8_t const f2MPage = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_PDE_2M);
1490 uint8_t const f1GPage = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_PDPTE_1G);
1491 uint8_t const fInvept = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVEPT);
1492 uint8_t const fAccessDirty = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_ACCESS_DIRTY);
1493 uint8_t const fEptSingle = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVEPT_SINGLE_CTX);
1494 uint8_t const fEptAll = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVEPT_ALL_CTX);
1495 uint8_t const fVpidIndiv = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVVPID_INDIV_ADDR);
1496 uint8_t const fVpidSingle = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX);
1497 uint8_t const fVpidAll = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVVPID_ALL_CTX);
1498 uint8_t const fVpidSingleGlobal = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_RETAIN_GLOBALS);
1499 pGuestVmxMsrs->u64EptVpidCaps = RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_RWX_X_ONLY, fExecOnly)
1500 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_PAGE_WALK_LENGTH_4, fPml4)
1501 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_MEMTYPE_UC, fMemTypeUc)
1502 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_MEMTYPE_WB, fMemTypeWb)
1503 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_PDE_2M, f2MPage)
1504 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_PDPTE_1G, f1GPage)
1505 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVEPT, fInvept)
1506 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_ACCESS_DIRTY, fAccessDirty)
1507 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_ADVEXITINFO_EPT_VIOLATION, 0)
1508 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_SUPER_SHW_STACK, 0)
1509 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVEPT_SINGLE_CTX, fEptSingle)
1510 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVEPT_ALL_CTX, fEptAll)
1511 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID, fVpid)
1512 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_INDIV_ADDR, fVpid & fVpidIndiv)
1513 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX, fVpid & fVpidSingle)
1514 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_ALL_CTX, fVpid & fVpidAll)
1515 | RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_RETAIN_GLOBALS, fVpid & fVpidSingleGlobal);
1516 }
1517
1518 /* VM Functions. */
1519 if (pGuestFeatures->fVmxVmFunc)
1520 pGuestVmxMsrs->u64VmFunc = RT_BF_MAKE(VMX_BF_VMFUNC_EPTP_SWITCHING, 1);
1521}
1522
1523
1524/**
1525 * Checks whether the given guest CPU VMX features are compatible with the provided
1526 * base features.
1527 *
1528 * @returns @c true if compatible, @c false otherwise.
1529 * @param pVM The cross context VM structure.
1530 * @param pBase The base VMX CPU features.
1531 * @param pGst The guest VMX CPU features.
1532 *
1533 * @remarks Only VMX feature bits are examined.
1534 */
1535static bool cpumR3AreVmxCpuFeaturesCompatible(PVM pVM, PCCPUMFEATURES pBase, PCCPUMFEATURES pGst)
1536{
1537 if (!cpumR3IsHwAssistNstGstExecAllowed(pVM))
1538 return false;
1539
1540#define CPUM_VMX_FEAT_SHIFT(a_pFeat, a_FeatName, a_cShift) ((uint64_t)(a_pFeat->a_FeatName) << (a_cShift))
1541#define CPUM_VMX_MAKE_FEATURES_1(a_pFeat) ( CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxInsOutInfo , 0) \
1542 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExtIntExit , 1) \
1543 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxNmiExit , 2) \
1544 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtNmi , 3) \
1545 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPreemptTimer , 4) \
1546 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPostedInt , 5) \
1547 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxIntWindowExit , 6) \
1548 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxTscOffsetting , 7) \
1549 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxHltExit , 8) \
1550 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxInvlpgExit , 9) \
1551 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxMwaitExit , 10) \
1552 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdpmcExit , 12) \
1553 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdtscExit , 13) \
1554 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxCr3LoadExit , 14) \
1555 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxCr3StoreExit , 15) \
1556 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxTertiaryExecCtls , 16) \
1557 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxCr8LoadExit , 17) \
1558 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxCr8StoreExit , 18) \
1559 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUseTprShadow , 19) \
1560 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxNmiWindowExit , 20) \
1561 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxMovDRxExit , 21) \
1562 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUncondIoExit , 22) \
1563 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUseIoBitmaps , 23) \
1564 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxMonitorTrapFlag , 24) \
1565 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUseMsrBitmaps , 25) \
1566 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxMonitorExit , 26) \
1567 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPauseExit , 27) \
1568 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxSecondaryExecCtls , 28) \
1569 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtApicAccess , 29) \
1570 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEpt , 30) \
1571 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxDescTableExit , 31) \
1572 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdtscp , 32) \
1573 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtX2ApicMode , 33) \
1574 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVpid , 34) \
1575 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxWbinvdExit , 35) \
1576 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUnrestrictedGuest , 36) \
1577 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxApicRegVirt , 37) \
1578 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtIntDelivery , 38) \
1579 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPauseLoopExit , 39) \
1580 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdrandExit , 40) \
1581 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxInvpcid , 41) \
1582 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVmFunc , 42) \
1583 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVmcsShadowing , 43) \
1584 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdseedExit , 44) \
1585 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPml , 45) \
1586 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEptXcptVe , 46) \
1587 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxConcealVmxFromPt , 47) \
1588 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxXsavesXrstors , 48) \
1589 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxModeBasedExecuteEpt, 49) \
1590 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxSppEpt , 50) \
1591 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPtEpt , 51) \
1592 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUseTscScaling , 52) \
1593 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUserWaitPause , 53) \
1594 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEnclvExit , 54) \
1595 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxLoadIwKeyExit , 55) \
1596 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEntryLoadDebugCtls , 56) \
1597 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxIa32eModeGuest , 57) \
1598 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEntryLoadEferMsr , 58) \
1599 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEntryLoadPatMsr , 59) \
1600 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitSaveDebugCtls , 60) \
1601 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxHostAddrSpaceSize , 61) \
1602 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitAckExtInt , 62) \
1603 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitSavePatMsr , 63))
1604
1605#define CPUM_VMX_MAKE_FEATURES_2(a_pFeat) ( CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitLoadPatMsr , 0) \
1606 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitSaveEferMsr , 1) \
1607 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitLoadEferMsr , 2) \
1608 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxSavePreemptTimer , 3) \
1609 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitSaveEferLma , 4) \
1610 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPt , 5) \
1611 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVmwriteAll , 6) \
1612 | CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEntryInjectSoftInt , 7))
1613
1614 /* Check first set of feature bits. */
1615 {
1616 uint64_t const fBase = CPUM_VMX_MAKE_FEATURES_1(pBase);
1617 uint64_t const fGst = CPUM_VMX_MAKE_FEATURES_1(pGst);
1618 if ((fBase | fGst) != fBase)
1619 {
1620 uint64_t const fDiff = fBase ^ fGst;
1621 LogRel(("CPUM: VMX features (1) now exposed to the guest are incompatible with those from the saved state. fBase=%#RX64 fGst=%#RX64 fDiff=%#RX64\n",
1622 fBase, fGst, fDiff));
1623 return false;
1624 }
1625 }
1626
1627 /* Check second set of feature bits. */
1628 {
1629 uint64_t const fBase = CPUM_VMX_MAKE_FEATURES_2(pBase);
1630 uint64_t const fGst = CPUM_VMX_MAKE_FEATURES_2(pGst);
1631 if ((fBase | fGst) != fBase)
1632 {
1633 uint64_t const fDiff = fBase ^ fGst;
1634 LogRel(("CPUM: VMX features (2) now exposed to the guest are incompatible with those from the saved state. fBase=%#RX64 fGst=%#RX64 fDiff=%#RX64\n",
1635 fBase, fGst, fDiff));
1636 return false;
1637 }
1638 }
1639#undef CPUM_VMX_FEAT_SHIFT
1640#undef CPUM_VMX_MAKE_FEATURES_1
1641#undef CPUM_VMX_MAKE_FEATURES_2
1642
1643 return true;
1644}
1645
1646
1647/**
1648 * Initializes VMX guest features and MSRs.
1649 *
1650 * @param pVM The cross context VM structure.
1651 * @param pHostVmxMsrs The host VMX MSRs. Pass NULL when fully emulating VMX
1652 * and no hardware-assisted nested-guest execution is
1653 * possible for this VM.
1654 * @param pGuestVmxMsrs Where to store the initialized guest VMX MSRs.
1655 */
1656void cpumR3InitVmxGuestFeaturesAndMsrs(PVM pVM, PCVMXMSRS pHostVmxMsrs, PVMXMSRS pGuestVmxMsrs)
1657{
1658 Assert(pVM);
1659 Assert(pGuestVmxMsrs);
1660
1661 /*
1662 * While it would be nice to check this earlier while initializing fNestedVmxEpt
1663 * but we would not have enumearted host features then, so do it at least now.
1664 */
1665 if ( !pVM->cpum.s.HostFeatures.fNoExecute
1666 && pVM->cpum.s.fNestedVmxEpt)
1667 {
1668 LogRel(("CPUM: Warning! EPT not exposed to the guest since NX isn't available on the host.\n"));
1669 pVM->cpum.s.fNestedVmxEpt = false;
1670 pVM->cpum.s.fNestedVmxUnrestrictedGuest = false;
1671 }
1672
1673 /*
1674 * Initialize the set of VMX features we emulate.
1675 *
1676 * Note! Some bits might be reported as 1 always if they fall under the
1677 * default1 class bits (e.g. fVmxEntryLoadDebugCtls), see @bugref{9180#c5}.
1678 */
1679 CPUMFEATURES EmuFeat;
1680 RT_ZERO(EmuFeat);
1681 EmuFeat.fVmx = 1;
1682 EmuFeat.fVmxInsOutInfo = 1;
1683 EmuFeat.fVmxExtIntExit = 1;
1684 EmuFeat.fVmxNmiExit = 1;
1685 EmuFeat.fVmxVirtNmi = 1;
1686 EmuFeat.fVmxPreemptTimer = pVM->cpum.s.fNestedVmxPreemptTimer;
1687 EmuFeat.fVmxPostedInt = 0;
1688 EmuFeat.fVmxIntWindowExit = 1;
1689 EmuFeat.fVmxTscOffsetting = 1;
1690 EmuFeat.fVmxHltExit = 1;
1691 EmuFeat.fVmxInvlpgExit = 1;
1692 EmuFeat.fVmxMwaitExit = 1;
1693 EmuFeat.fVmxRdpmcExit = 1;
1694 EmuFeat.fVmxRdtscExit = 1;
1695 EmuFeat.fVmxCr3LoadExit = 1;
1696 EmuFeat.fVmxCr3StoreExit = 1;
1697 EmuFeat.fVmxTertiaryExecCtls = 0;
1698 EmuFeat.fVmxCr8LoadExit = 1;
1699 EmuFeat.fVmxCr8StoreExit = 1;
1700 EmuFeat.fVmxUseTprShadow = 1;
1701 EmuFeat.fVmxNmiWindowExit = 0;
1702 EmuFeat.fVmxMovDRxExit = 1;
1703 EmuFeat.fVmxUncondIoExit = 1;
1704 EmuFeat.fVmxUseIoBitmaps = 1;
1705 EmuFeat.fVmxMonitorTrapFlag = 0;
1706 EmuFeat.fVmxUseMsrBitmaps = 1;
1707 EmuFeat.fVmxMonitorExit = 1;
1708 EmuFeat.fVmxPauseExit = 1;
1709 EmuFeat.fVmxSecondaryExecCtls = 1;
1710 EmuFeat.fVmxVirtApicAccess = 1;
1711 EmuFeat.fVmxEpt = pVM->cpum.s.fNestedVmxEpt;
1712 EmuFeat.fVmxDescTableExit = 1;
1713 EmuFeat.fVmxRdtscp = 1;
1714 EmuFeat.fVmxVirtX2ApicMode = 0;
1715 EmuFeat.fVmxVpid = 0; /** @todo Consider enabling this when EPT works. */
1716 EmuFeat.fVmxWbinvdExit = 1;
1717 EmuFeat.fVmxUnrestrictedGuest = pVM->cpum.s.fNestedVmxUnrestrictedGuest;
1718 EmuFeat.fVmxApicRegVirt = 0;
1719 EmuFeat.fVmxVirtIntDelivery = 0;
1720 EmuFeat.fVmxPauseLoopExit = 0;
1721 EmuFeat.fVmxRdrandExit = 0;
1722 EmuFeat.fVmxInvpcid = 1;
1723 EmuFeat.fVmxVmFunc = 0;
1724 EmuFeat.fVmxVmcsShadowing = 0;
1725 EmuFeat.fVmxRdseedExit = 0;
1726 EmuFeat.fVmxPml = 0;
1727 EmuFeat.fVmxEptXcptVe = 0;
1728 EmuFeat.fVmxConcealVmxFromPt = 0;
1729 EmuFeat.fVmxXsavesXrstors = 0;
1730 EmuFeat.fVmxModeBasedExecuteEpt = 0;
1731 EmuFeat.fVmxSppEpt = 0;
1732 EmuFeat.fVmxPtEpt = 0;
1733 EmuFeat.fVmxUseTscScaling = 0;
1734 EmuFeat.fVmxUserWaitPause = 0;
1735 EmuFeat.fVmxEnclvExit = 0;
1736 EmuFeat.fVmxLoadIwKeyExit = 0;
1737 EmuFeat.fVmxEntryLoadDebugCtls = 1;
1738 EmuFeat.fVmxIa32eModeGuest = 1;
1739 EmuFeat.fVmxEntryLoadEferMsr = 1;
1740 EmuFeat.fVmxEntryLoadPatMsr = 0;
1741 EmuFeat.fVmxExitSaveDebugCtls = 1;
1742 EmuFeat.fVmxHostAddrSpaceSize = 1;
1743 EmuFeat.fVmxExitAckExtInt = 1;
1744 EmuFeat.fVmxExitSavePatMsr = 0;
1745 EmuFeat.fVmxExitLoadPatMsr = 0;
1746 EmuFeat.fVmxExitSaveEferMsr = 1;
1747 EmuFeat.fVmxExitLoadEferMsr = 1;
1748 EmuFeat.fVmxSavePreemptTimer = 0; /* Cannot be enabled if VMX-preemption timer is disabled. */
1749 EmuFeat.fVmxExitSaveEferLma = 1; /* Cannot be disabled if unrestricted guest is enabled. */
1750 EmuFeat.fVmxPt = 0;
1751 EmuFeat.fVmxVmwriteAll = 0; /** @todo NSTVMX: enable this when nested VMCS shadowing is enabled. */
1752 EmuFeat.fVmxEntryInjectSoftInt = 1;
1753
1754 /*
1755 * Merge guest features.
1756 *
1757 * When hardware-assisted VMX may be used, any feature we emulate must also be supported
1758 * by the hardware, hence we merge our emulated features with the host features below.
1759 */
1760 PCCPUMFEATURES pBaseFeat = cpumR3IsHwAssistNstGstExecAllowed(pVM) ? &pVM->cpum.s.HostFeatures : &EmuFeat;
1761 PCPUMFEATURES pGuestFeat = &pVM->cpum.s.GuestFeatures;
1762 Assert(pBaseFeat->fVmx);
1763 pGuestFeat->fVmxInsOutInfo = (pBaseFeat->fVmxInsOutInfo & EmuFeat.fVmxInsOutInfo );
1764 pGuestFeat->fVmxExtIntExit = (pBaseFeat->fVmxExtIntExit & EmuFeat.fVmxExtIntExit );
1765 pGuestFeat->fVmxNmiExit = (pBaseFeat->fVmxNmiExit & EmuFeat.fVmxNmiExit );
1766 pGuestFeat->fVmxVirtNmi = (pBaseFeat->fVmxVirtNmi & EmuFeat.fVmxVirtNmi );
1767 pGuestFeat->fVmxPreemptTimer = (pBaseFeat->fVmxPreemptTimer & EmuFeat.fVmxPreemptTimer );
1768 pGuestFeat->fVmxPostedInt = (pBaseFeat->fVmxPostedInt & EmuFeat.fVmxPostedInt );
1769 pGuestFeat->fVmxIntWindowExit = (pBaseFeat->fVmxIntWindowExit & EmuFeat.fVmxIntWindowExit );
1770 pGuestFeat->fVmxTscOffsetting = (pBaseFeat->fVmxTscOffsetting & EmuFeat.fVmxTscOffsetting );
1771 pGuestFeat->fVmxHltExit = (pBaseFeat->fVmxHltExit & EmuFeat.fVmxHltExit );
1772 pGuestFeat->fVmxInvlpgExit = (pBaseFeat->fVmxInvlpgExit & EmuFeat.fVmxInvlpgExit );
1773 pGuestFeat->fVmxMwaitExit = (pBaseFeat->fVmxMwaitExit & EmuFeat.fVmxMwaitExit );
1774 pGuestFeat->fVmxRdpmcExit = (pBaseFeat->fVmxRdpmcExit & EmuFeat.fVmxRdpmcExit );
1775 pGuestFeat->fVmxRdtscExit = (pBaseFeat->fVmxRdtscExit & EmuFeat.fVmxRdtscExit );
1776 pGuestFeat->fVmxCr3LoadExit = (pBaseFeat->fVmxCr3LoadExit & EmuFeat.fVmxCr3LoadExit );
1777 pGuestFeat->fVmxCr3StoreExit = (pBaseFeat->fVmxCr3StoreExit & EmuFeat.fVmxCr3StoreExit );
1778 pGuestFeat->fVmxTertiaryExecCtls = (pBaseFeat->fVmxTertiaryExecCtls & EmuFeat.fVmxTertiaryExecCtls );
1779 pGuestFeat->fVmxCr8LoadExit = (pBaseFeat->fVmxCr8LoadExit & EmuFeat.fVmxCr8LoadExit );
1780 pGuestFeat->fVmxCr8StoreExit = (pBaseFeat->fVmxCr8StoreExit & EmuFeat.fVmxCr8StoreExit );
1781 pGuestFeat->fVmxUseTprShadow = (pBaseFeat->fVmxUseTprShadow & EmuFeat.fVmxUseTprShadow );
1782 pGuestFeat->fVmxNmiWindowExit = (pBaseFeat->fVmxNmiWindowExit & EmuFeat.fVmxNmiWindowExit );
1783 pGuestFeat->fVmxMovDRxExit = (pBaseFeat->fVmxMovDRxExit & EmuFeat.fVmxMovDRxExit );
1784 pGuestFeat->fVmxUncondIoExit = (pBaseFeat->fVmxUncondIoExit & EmuFeat.fVmxUncondIoExit );
1785 pGuestFeat->fVmxUseIoBitmaps = (pBaseFeat->fVmxUseIoBitmaps & EmuFeat.fVmxUseIoBitmaps );
1786 pGuestFeat->fVmxMonitorTrapFlag = (pBaseFeat->fVmxMonitorTrapFlag & EmuFeat.fVmxMonitorTrapFlag );
1787 pGuestFeat->fVmxUseMsrBitmaps = (pBaseFeat->fVmxUseMsrBitmaps & EmuFeat.fVmxUseMsrBitmaps );
1788 pGuestFeat->fVmxMonitorExit = (pBaseFeat->fVmxMonitorExit & EmuFeat.fVmxMonitorExit );
1789 pGuestFeat->fVmxPauseExit = (pBaseFeat->fVmxPauseExit & EmuFeat.fVmxPauseExit );
1790 pGuestFeat->fVmxSecondaryExecCtls = (pBaseFeat->fVmxSecondaryExecCtls & EmuFeat.fVmxSecondaryExecCtls );
1791 pGuestFeat->fVmxVirtApicAccess = (pBaseFeat->fVmxVirtApicAccess & EmuFeat.fVmxVirtApicAccess );
1792 pGuestFeat->fVmxEpt = (pBaseFeat->fVmxEpt & EmuFeat.fVmxEpt );
1793 pGuestFeat->fVmxDescTableExit = (pBaseFeat->fVmxDescTableExit & EmuFeat.fVmxDescTableExit );
1794 pGuestFeat->fVmxRdtscp = (pBaseFeat->fVmxRdtscp & EmuFeat.fVmxRdtscp );
1795 pGuestFeat->fVmxVirtX2ApicMode = (pBaseFeat->fVmxVirtX2ApicMode & EmuFeat.fVmxVirtX2ApicMode );
1796 pGuestFeat->fVmxVpid = (pBaseFeat->fVmxVpid & EmuFeat.fVmxVpid );
1797 pGuestFeat->fVmxWbinvdExit = (pBaseFeat->fVmxWbinvdExit & EmuFeat.fVmxWbinvdExit );
1798 pGuestFeat->fVmxUnrestrictedGuest = (pBaseFeat->fVmxUnrestrictedGuest & EmuFeat.fVmxUnrestrictedGuest );
1799 pGuestFeat->fVmxApicRegVirt = (pBaseFeat->fVmxApicRegVirt & EmuFeat.fVmxApicRegVirt );
1800 pGuestFeat->fVmxVirtIntDelivery = (pBaseFeat->fVmxVirtIntDelivery & EmuFeat.fVmxVirtIntDelivery );
1801 pGuestFeat->fVmxPauseLoopExit = (pBaseFeat->fVmxPauseLoopExit & EmuFeat.fVmxPauseLoopExit );
1802 pGuestFeat->fVmxRdrandExit = (pBaseFeat->fVmxRdrandExit & EmuFeat.fVmxRdrandExit );
1803 pGuestFeat->fVmxInvpcid = (pBaseFeat->fVmxInvpcid & EmuFeat.fVmxInvpcid );
1804 pGuestFeat->fVmxVmFunc = (pBaseFeat->fVmxVmFunc & EmuFeat.fVmxVmFunc );
1805 pGuestFeat->fVmxVmcsShadowing = (pBaseFeat->fVmxVmcsShadowing & EmuFeat.fVmxVmcsShadowing );
1806 pGuestFeat->fVmxRdseedExit = (pBaseFeat->fVmxRdseedExit & EmuFeat.fVmxRdseedExit );
1807 pGuestFeat->fVmxPml = (pBaseFeat->fVmxPml & EmuFeat.fVmxPml );
1808 pGuestFeat->fVmxEptXcptVe = (pBaseFeat->fVmxEptXcptVe & EmuFeat.fVmxEptXcptVe );
1809 pGuestFeat->fVmxConcealVmxFromPt = (pBaseFeat->fVmxConcealVmxFromPt & EmuFeat.fVmxConcealVmxFromPt );
1810 pGuestFeat->fVmxXsavesXrstors = (pBaseFeat->fVmxXsavesXrstors & EmuFeat.fVmxXsavesXrstors );
1811 pGuestFeat->fVmxModeBasedExecuteEpt = (pBaseFeat->fVmxModeBasedExecuteEpt & EmuFeat.fVmxModeBasedExecuteEpt );
1812 pGuestFeat->fVmxSppEpt = (pBaseFeat->fVmxSppEpt & EmuFeat.fVmxSppEpt );
1813 pGuestFeat->fVmxPtEpt = (pBaseFeat->fVmxPtEpt & EmuFeat.fVmxPtEpt );
1814 pGuestFeat->fVmxUseTscScaling = (pBaseFeat->fVmxUseTscScaling & EmuFeat.fVmxUseTscScaling );
1815 pGuestFeat->fVmxUserWaitPause = (pBaseFeat->fVmxUserWaitPause & EmuFeat.fVmxUserWaitPause );
1816 pGuestFeat->fVmxEnclvExit = (pBaseFeat->fVmxEnclvExit & EmuFeat.fVmxEnclvExit );
1817 pGuestFeat->fVmxLoadIwKeyExit = (pBaseFeat->fVmxLoadIwKeyExit & EmuFeat.fVmxLoadIwKeyExit );
1818 pGuestFeat->fVmxEntryLoadDebugCtls = (pBaseFeat->fVmxEntryLoadDebugCtls & EmuFeat.fVmxEntryLoadDebugCtls );
1819 pGuestFeat->fVmxIa32eModeGuest = (pBaseFeat->fVmxIa32eModeGuest & EmuFeat.fVmxIa32eModeGuest );
1820 pGuestFeat->fVmxEntryLoadEferMsr = (pBaseFeat->fVmxEntryLoadEferMsr & EmuFeat.fVmxEntryLoadEferMsr );
1821 pGuestFeat->fVmxEntryLoadPatMsr = (pBaseFeat->fVmxEntryLoadPatMsr & EmuFeat.fVmxEntryLoadPatMsr );
1822 pGuestFeat->fVmxExitSaveDebugCtls = (pBaseFeat->fVmxExitSaveDebugCtls & EmuFeat.fVmxExitSaveDebugCtls );
1823 pGuestFeat->fVmxHostAddrSpaceSize = (pBaseFeat->fVmxHostAddrSpaceSize & EmuFeat.fVmxHostAddrSpaceSize );
1824 pGuestFeat->fVmxExitAckExtInt = (pBaseFeat->fVmxExitAckExtInt & EmuFeat.fVmxExitAckExtInt );
1825 pGuestFeat->fVmxExitSavePatMsr = (pBaseFeat->fVmxExitSavePatMsr & EmuFeat.fVmxExitSavePatMsr );
1826 pGuestFeat->fVmxExitLoadPatMsr = (pBaseFeat->fVmxExitLoadPatMsr & EmuFeat.fVmxExitLoadPatMsr );
1827 pGuestFeat->fVmxExitSaveEferMsr = (pBaseFeat->fVmxExitSaveEferMsr & EmuFeat.fVmxExitSaveEferMsr );
1828 pGuestFeat->fVmxExitLoadEferMsr = (pBaseFeat->fVmxExitLoadEferMsr & EmuFeat.fVmxExitLoadEferMsr );
1829 pGuestFeat->fVmxSavePreemptTimer = (pBaseFeat->fVmxSavePreemptTimer & EmuFeat.fVmxSavePreemptTimer );
1830 pGuestFeat->fVmxExitSaveEferLma = (pBaseFeat->fVmxExitSaveEferLma & EmuFeat.fVmxExitSaveEferLma );
1831 pGuestFeat->fVmxPt = (pBaseFeat->fVmxPt & EmuFeat.fVmxPt );
1832 pGuestFeat->fVmxVmwriteAll = (pBaseFeat->fVmxVmwriteAll & EmuFeat.fVmxVmwriteAll );
1833 pGuestFeat->fVmxEntryInjectSoftInt = (pBaseFeat->fVmxEntryInjectSoftInt & EmuFeat.fVmxEntryInjectSoftInt );
1834
1835 /* Don't expose VMX preemption timer if host is subject to VMX-preemption timer erratum. */
1836 if ( pGuestFeat->fVmxPreemptTimer
1837 && HMIsSubjectToVmxPreemptTimerErratum())
1838 {
1839 LogRel(("CPUM: Warning! VMX-preemption timer not exposed to guest due to host CPU erratum.\n"));
1840 pGuestFeat->fVmxPreemptTimer = 0;
1841 pGuestFeat->fVmxSavePreemptTimer = 0;
1842 }
1843
1844 /* Sanity checking. */
1845 if (!pGuestFeat->fVmxSecondaryExecCtls)
1846 {
1847 Assert(!pGuestFeat->fVmxVirtApicAccess);
1848 Assert(!pGuestFeat->fVmxEpt);
1849 Assert(!pGuestFeat->fVmxDescTableExit);
1850 Assert(!pGuestFeat->fVmxRdtscp);
1851 Assert(!pGuestFeat->fVmxVirtX2ApicMode);
1852 Assert(!pGuestFeat->fVmxVpid);
1853 Assert(!pGuestFeat->fVmxWbinvdExit);
1854 Assert(!pGuestFeat->fVmxUnrestrictedGuest);
1855 Assert(!pGuestFeat->fVmxApicRegVirt);
1856 Assert(!pGuestFeat->fVmxVirtIntDelivery);
1857 Assert(!pGuestFeat->fVmxPauseLoopExit);
1858 Assert(!pGuestFeat->fVmxRdrandExit);
1859 Assert(!pGuestFeat->fVmxInvpcid);
1860 Assert(!pGuestFeat->fVmxVmFunc);
1861 Assert(!pGuestFeat->fVmxVmcsShadowing);
1862 Assert(!pGuestFeat->fVmxRdseedExit);
1863 Assert(!pGuestFeat->fVmxPml);
1864 Assert(!pGuestFeat->fVmxEptXcptVe);
1865 Assert(!pGuestFeat->fVmxConcealVmxFromPt);
1866 Assert(!pGuestFeat->fVmxXsavesXrstors);
1867 Assert(!pGuestFeat->fVmxModeBasedExecuteEpt);
1868 Assert(!pGuestFeat->fVmxSppEpt);
1869 Assert(!pGuestFeat->fVmxPtEpt);
1870 Assert(!pGuestFeat->fVmxUseTscScaling);
1871 Assert(!pGuestFeat->fVmxUserWaitPause);
1872 Assert(!pGuestFeat->fVmxEnclvExit);
1873 }
1874 else if (pGuestFeat->fVmxUnrestrictedGuest)
1875 {
1876 /* See footnote in Intel spec. 27.2 "Recording VM-Exit Information And Updating VM-entry Control Fields". */
1877 Assert(pGuestFeat->fVmxExitSaveEferLma);
1878 /* Unrestricted guest execution requires EPT. See Intel spec. 25.2.1.1 "VM-Execution Control Fields". */
1879 Assert(pGuestFeat->fVmxEpt);
1880 }
1881
1882 if (!pGuestFeat->fVmxTertiaryExecCtls)
1883 Assert(!pGuestFeat->fVmxLoadIwKeyExit);
1884
1885 /*
1886 * Finally initialize the VMX guest MSRs.
1887 */
1888 cpumR3InitVmxGuestMsrs(pVM, pHostVmxMsrs, pGuestFeat, pGuestVmxMsrs);
1889}
1890
1891
1892/**
1893 * Gets the host hardware-virtualization MSRs.
1894 *
1895 * @returns VBox status code.
1896 * @param pMsrs Where to store the MSRs.
1897 */
1898static int cpumR3GetHostHwvirtMsrs(PCPUMMSRS pMsrs)
1899{
1900 Assert(pMsrs);
1901
1902 uint32_t fCaps = 0;
1903 int rc = SUPR3QueryVTCaps(&fCaps);
1904 if (RT_SUCCESS(rc))
1905 {
1906 if (fCaps & (SUPVTCAPS_VT_X | SUPVTCAPS_AMD_V))
1907 {
1908 SUPHWVIRTMSRS HwvirtMsrs;
1909 rc = SUPR3GetHwvirtMsrs(&HwvirtMsrs, false /* fForceRequery */);
1910 if (RT_SUCCESS(rc))
1911 {
1912 if (fCaps & SUPVTCAPS_VT_X)
1913 HMGetVmxMsrsFromHwvirtMsrs(&HwvirtMsrs, &pMsrs->hwvirt.vmx);
1914 else
1915 HMGetSvmMsrsFromHwvirtMsrs(&HwvirtMsrs, &pMsrs->hwvirt.svm);
1916 return VINF_SUCCESS;
1917 }
1918
1919 LogRel(("CPUM: Querying hardware-virtualization MSRs failed. rc=%Rrc\n", rc));
1920 return rc;
1921 }
1922
1923 LogRel(("CPUM: Querying hardware-virtualization capability succeeded but did not find VT-x or AMD-V\n"));
1924 return VERR_INTERNAL_ERROR_5;
1925 }
1926 LogRel(("CPUM: No hardware-virtualization capability detected\n"));
1927 return VINF_SUCCESS;
1928}
1929
1930
1931/**
1932 * @callback_method_impl{FNTMTIMERINT,
1933 * Callback that fires when the nested VMX-preemption timer expired.}
1934 */
1935static DECLCALLBACK(void) cpumR3VmxPreemptTimerCallback(PVM pVM, TMTIMERHANDLE hTimer, void *pvUser)
1936{
1937 RT_NOREF(pVM, hTimer);
1938 PVMCPU pVCpu = (PVMCPUR3)pvUser;
1939 AssertPtr(pVCpu);
1940 VMCPU_FF_SET(pVCpu, VMCPU_FF_VMX_PREEMPT_TIMER);
1941}
1942
1943
1944/**
1945 * Initializes the CPUM.
1946 *
1947 * @returns VBox status code.
1948 * @param pVM The cross context VM structure.
1949 */
1950VMMR3DECL(int) CPUMR3Init(PVM pVM)
1951{
1952 LogFlow(("CPUMR3Init\n"));
1953
1954 /*
1955 * Assert alignment, sizes and tables.
1956 */
1957 AssertCompileMemberAlignment(VM, cpum.s, 32);
1958 AssertCompile(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
1959 AssertCompileSizeAlignment(CPUMCTX, 64);
1960 AssertCompileSizeAlignment(CPUMCTXMSRS, 64);
1961 AssertCompileSizeAlignment(CPUMHOSTCTX, 64);
1962 AssertCompileMemberAlignment(VM, cpum, 64);
1963 AssertCompileMemberAlignment(VMCPU, cpum.s, 64);
1964#ifdef VBOX_STRICT
1965 int rc2 = cpumR3MsrStrictInitChecks();
1966 AssertRCReturn(rc2, rc2);
1967#endif
1968
1969 /*
1970 * Gather info about the host CPU.
1971 */
1972 if (!ASMHasCpuId())
1973 {
1974 LogRel(("The CPU doesn't support CPUID!\n"));
1975 return VERR_UNSUPPORTED_CPU;
1976 }
1977
1978 pVM->cpum.s.fHostMxCsrMask = CPUMR3DeterminHostMxCsrMask();
1979
1980 CPUMMSRS HostMsrs;
1981 RT_ZERO(HostMsrs);
1982 int rc = cpumR3GetHostHwvirtMsrs(&HostMsrs);
1983 AssertLogRelRCReturn(rc, rc);
1984
1985 PCPUMCPUIDLEAF paLeaves;
1986 uint32_t cLeaves;
1987 rc = CPUMR3CpuIdCollectLeaves(&paLeaves, &cLeaves);
1988 AssertLogRelRCReturn(rc, rc);
1989
1990 rc = cpumR3CpuIdExplodeFeatures(paLeaves, cLeaves, &HostMsrs, &pVM->cpum.s.HostFeatures);
1991 RTMemFree(paLeaves);
1992 AssertLogRelRCReturn(rc, rc);
1993 pVM->cpum.s.GuestFeatures.enmCpuVendor = pVM->cpum.s.HostFeatures.enmCpuVendor;
1994
1995 /*
1996 * Check that the CPU supports the minimum features we require.
1997 */
1998 if (!pVM->cpum.s.HostFeatures.fFxSaveRstor)
1999 return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support the FXSAVE/FXRSTOR instruction.");
2000 if (!pVM->cpum.s.HostFeatures.fMmx)
2001 return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support MMX.");
2002 if (!pVM->cpum.s.HostFeatures.fTsc)
2003 return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support RDTSC.");
2004
2005 /*
2006 * Setup the CR4 AND and OR masks used in the raw-mode switcher.
2007 */
2008 pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT | X86_CR4_PVI | X86_CR4_VME;
2009 pVM->cpum.s.CR4.OrMask = X86_CR4_OSFXSR;
2010
2011 /*
2012 * Figure out which XSAVE/XRSTOR features are available on the host.
2013 */
2014 uint64_t fXcr0Host = 0;
2015 uint64_t fXStateHostMask = 0;
2016 if ( pVM->cpum.s.HostFeatures.fXSaveRstor
2017 && pVM->cpum.s.HostFeatures.fOpSysXSaveRstor)
2018 {
2019 fXStateHostMask = fXcr0Host = ASMGetXcr0();
2020 fXStateHostMask &= XSAVE_C_X87 | XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI;
2021 AssertLogRelMsgStmt((fXStateHostMask & (XSAVE_C_X87 | XSAVE_C_SSE)) == (XSAVE_C_X87 | XSAVE_C_SSE),
2022 ("%#llx\n", fXStateHostMask), fXStateHostMask = 0);
2023 }
2024 pVM->cpum.s.fXStateHostMask = fXStateHostMask;
2025 LogRel(("CPUM: fXStateHostMask=%#llx; initial: %#llx; host XCR0=%#llx\n",
2026 pVM->cpum.s.fXStateHostMask, fXStateHostMask, fXcr0Host));
2027
2028 /*
2029 * Initialize the host XSAVE/XRSTOR mask.
2030 */
2031 uint32_t cbMaxXState = pVM->cpum.s.HostFeatures.cbMaxExtendedState;
2032 cbMaxXState = RT_ALIGN(cbMaxXState, 128);
2033 AssertLogRelReturn( pVM->cpum.s.HostFeatures.cbMaxExtendedState >= sizeof(X86FXSTATE)
2034 && pVM->cpum.s.HostFeatures.cbMaxExtendedState <= sizeof(pVM->apCpusR3[0]->cpum.s.Host.XState)
2035 && pVM->cpum.s.HostFeatures.cbMaxExtendedState <= sizeof(pVM->apCpusR3[0]->cpum.s.Guest.XState)
2036 , VERR_CPUM_IPE_2);
2037
2038 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2039 {
2040 PVMCPU pVCpu = pVM->apCpusR3[i];
2041
2042 pVCpu->cpum.s.Host.fXStateMask = fXStateHostMask;
2043 pVCpu->cpum.s.hNestedVmxPreemptTimer = NIL_TMTIMERHANDLE;
2044 }
2045
2046 /*
2047 * Register saved state data item.
2048 */
2049 rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
2050 NULL, cpumR3LiveExec, NULL,
2051 NULL, cpumR3SaveExec, NULL,
2052 cpumR3LoadPrep, cpumR3LoadExec, cpumR3LoadDone);
2053 if (RT_FAILURE(rc))
2054 return rc;
2055
2056 /*
2057 * Register info handlers and registers with the debugger facility.
2058 */
2059 DBGFR3InfoRegisterInternalEx(pVM, "cpum", "Displays the all the cpu states.",
2060 &cpumR3InfoAll, DBGFINFO_FLAGS_ALL_EMTS);
2061 DBGFR3InfoRegisterInternalEx(pVM, "cpumguest", "Displays the guest cpu state.",
2062 &cpumR3InfoGuest, DBGFINFO_FLAGS_ALL_EMTS);
2063 DBGFR3InfoRegisterInternalEx(pVM, "cpumguesthwvirt", "Displays the guest hwvirt. cpu state.",
2064 &cpumR3InfoGuestHwvirt, DBGFINFO_FLAGS_ALL_EMTS);
2065 DBGFR3InfoRegisterInternalEx(pVM, "cpumhyper", "Displays the hypervisor cpu state.",
2066 &cpumR3InfoHyper, DBGFINFO_FLAGS_ALL_EMTS);
2067 DBGFR3InfoRegisterInternalEx(pVM, "cpumhost", "Displays the host cpu state.",
2068 &cpumR3InfoHost, DBGFINFO_FLAGS_ALL_EMTS);
2069 DBGFR3InfoRegisterInternalEx(pVM, "cpumguestinstr", "Displays the current guest instruction.",
2070 &cpumR3InfoGuestInstr, DBGFINFO_FLAGS_ALL_EMTS);
2071 DBGFR3InfoRegisterInternal( pVM, "cpuid", "Displays the guest cpuid leaves.", &cpumR3CpuIdInfo);
2072 DBGFR3InfoRegisterInternal( pVM, "cpumvmxfeat", "Displays the host and guest VMX hwvirt. features.",
2073 &cpumR3InfoVmxFeatures);
2074
2075 rc = cpumR3DbgInit(pVM);
2076 if (RT_FAILURE(rc))
2077 return rc;
2078
2079 /*
2080 * Check if we need to workaround partial/leaky FPU handling.
2081 */
2082 cpumR3CheckLeakyFpu(pVM);
2083
2084 /*
2085 * Initialize the Guest CPUID and MSR states.
2086 */
2087 rc = cpumR3InitCpuIdAndMsrs(pVM, &HostMsrs);
2088 if (RT_FAILURE(rc))
2089 return rc;
2090
2091 /*
2092 * Init the VMX/SVM state.
2093 *
2094 * This must be done after initializing CPUID/MSR features as we access the
2095 * the VMX/SVM guest features below.
2096 *
2097 * In the case of nested VT-x, we also need to create the per-VCPU
2098 * VMX preemption timers.
2099 */
2100 if (pVM->cpum.s.GuestFeatures.fVmx)
2101 cpumR3InitVmxHwVirtState(pVM);
2102 else if (pVM->cpum.s.GuestFeatures.fSvm)
2103 cpumR3InitSvmHwVirtState(pVM);
2104 else
2105 Assert(pVM->apCpusR3[0]->cpum.s.Guest.hwvirt.enmHwvirt == CPUMHWVIRT_NONE);
2106
2107 CPUMR3Reset(pVM);
2108 return VINF_SUCCESS;
2109}
2110
2111
2112/**
2113 * Applies relocations to data and code managed by this
2114 * component. This function will be called at init and
2115 * whenever the VMM need to relocate it self inside the GC.
2116 *
2117 * The CPUM will update the addresses used by the switcher.
2118 *
2119 * @param pVM The cross context VM structure.
2120 */
2121VMMR3DECL(void) CPUMR3Relocate(PVM pVM)
2122{
2123 RT_NOREF(pVM);
2124}
2125
2126
2127/**
2128 * Terminates the CPUM.
2129 *
2130 * Termination means cleaning up and freeing all resources,
2131 * the VM it self is at this point powered off or suspended.
2132 *
2133 * @returns VBox status code.
2134 * @param pVM The cross context VM structure.
2135 */
2136VMMR3DECL(int) CPUMR3Term(PVM pVM)
2137{
2138#ifdef VBOX_WITH_CRASHDUMP_MAGIC
2139 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2140 {
2141 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2142 memset(pVCpu->cpum.s.aMagic, 0, sizeof(pVCpu->cpum.s.aMagic));
2143 pVCpu->cpum.s.uMagic = 0;
2144 pvCpu->cpum.s.Guest.dr[5] = 0;
2145 }
2146#endif
2147
2148 if (pVM->cpum.s.GuestFeatures.fVmx)
2149 {
2150 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2151 {
2152 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2153 if (pVCpu->cpum.s.hNestedVmxPreemptTimer != NIL_TMTIMERHANDLE)
2154 {
2155 int rc = TMR3TimerDestroy(pVM, pVCpu->cpum.s.hNestedVmxPreemptTimer); AssertRC(rc);
2156 pVCpu->cpum.s.hNestedVmxPreemptTimer = NIL_TMTIMERHANDLE;
2157 }
2158 }
2159 }
2160 return VINF_SUCCESS;
2161}
2162
2163
2164/**
2165 * Resets a virtual CPU.
2166 *
2167 * Used by CPUMR3Reset and CPU hot plugging.
2168 *
2169 * @param pVM The cross context VM structure.
2170 * @param pVCpu The cross context virtual CPU structure of the CPU that is
2171 * being reset. This may differ from the current EMT.
2172 */
2173VMMR3DECL(void) CPUMR3ResetCpu(PVM pVM, PVMCPU pVCpu)
2174{
2175 /** @todo anything different for VCPU > 0? */
2176 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
2177
2178 /*
2179 * Initialize everything to ZERO first.
2180 */
2181 uint32_t fUseFlags = pVCpu->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
2182
2183 RT_BZERO(pCtx, RT_UOFFSETOF(CPUMCTX, aoffXState));
2184
2185 pVCpu->cpum.s.fUseFlags = fUseFlags;
2186
2187 pCtx->cr0 = X86_CR0_CD | X86_CR0_NW | X86_CR0_ET; //0x60000010
2188 pCtx->eip = 0x0000fff0;
2189 pCtx->edx = 0x00000600; /* P6 processor */
2190 pCtx->eflags.Bits.u1Reserved0 = 1;
2191
2192 pCtx->cs.Sel = 0xf000;
2193 pCtx->cs.ValidSel = 0xf000;
2194 pCtx->cs.fFlags = CPUMSELREG_FLAGS_VALID;
2195 pCtx->cs.u64Base = UINT64_C(0xffff0000);
2196 pCtx->cs.u32Limit = 0x0000ffff;
2197 pCtx->cs.Attr.n.u1DescType = 1; /* code/data segment */
2198 pCtx->cs.Attr.n.u1Present = 1;
2199 pCtx->cs.Attr.n.u4Type = X86_SEL_TYPE_ER_ACC;
2200
2201 pCtx->ds.fFlags = CPUMSELREG_FLAGS_VALID;
2202 pCtx->ds.u32Limit = 0x0000ffff;
2203 pCtx->ds.Attr.n.u1DescType = 1; /* code/data segment */
2204 pCtx->ds.Attr.n.u1Present = 1;
2205 pCtx->ds.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2206
2207 pCtx->es.fFlags = CPUMSELREG_FLAGS_VALID;
2208 pCtx->es.u32Limit = 0x0000ffff;
2209 pCtx->es.Attr.n.u1DescType = 1; /* code/data segment */
2210 pCtx->es.Attr.n.u1Present = 1;
2211 pCtx->es.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2212
2213 pCtx->fs.fFlags = CPUMSELREG_FLAGS_VALID;
2214 pCtx->fs.u32Limit = 0x0000ffff;
2215 pCtx->fs.Attr.n.u1DescType = 1; /* code/data segment */
2216 pCtx->fs.Attr.n.u1Present = 1;
2217 pCtx->fs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2218
2219 pCtx->gs.fFlags = CPUMSELREG_FLAGS_VALID;
2220 pCtx->gs.u32Limit = 0x0000ffff;
2221 pCtx->gs.Attr.n.u1DescType = 1; /* code/data segment */
2222 pCtx->gs.Attr.n.u1Present = 1;
2223 pCtx->gs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2224
2225 pCtx->ss.fFlags = CPUMSELREG_FLAGS_VALID;
2226 pCtx->ss.u32Limit = 0x0000ffff;
2227 pCtx->ss.Attr.n.u1Present = 1;
2228 pCtx->ss.Attr.n.u1DescType = 1; /* code/data segment */
2229 pCtx->ss.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2230
2231 pCtx->idtr.cbIdt = 0xffff;
2232 pCtx->gdtr.cbGdt = 0xffff;
2233
2234 pCtx->ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2235 pCtx->ldtr.u32Limit = 0xffff;
2236 pCtx->ldtr.Attr.n.u1Present = 1;
2237 pCtx->ldtr.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
2238
2239 pCtx->tr.fFlags = CPUMSELREG_FLAGS_VALID;
2240 pCtx->tr.u32Limit = 0xffff;
2241 pCtx->tr.Attr.n.u1Present = 1;
2242 pCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY; /* Deduction, not properly documented by Intel. */
2243
2244 pCtx->dr[6] = X86_DR6_INIT_VAL;
2245 pCtx->dr[7] = X86_DR7_INIT_VAL;
2246
2247 PX86FXSTATE pFpuCtx = &pCtx->XState.x87;
2248 pFpuCtx->FTW = 0x00; /* All empty (abbridged tag reg edition). */
2249 pFpuCtx->FCW = 0x37f;
2250
2251 /* Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A, Table 8-1.
2252 IA-32 Processor States Following Power-up, Reset, or INIT */
2253 pFpuCtx->MXCSR = 0x1F80;
2254 pFpuCtx->MXCSR_MASK = pVM->cpum.s.GuestInfo.fMxCsrMask; /** @todo check if REM messes this up... */
2255
2256 pCtx->aXcr[0] = XSAVE_C_X87;
2257 if (pVM->cpum.s.HostFeatures.cbMaxExtendedState >= RT_UOFFSETOF(X86XSAVEAREA, Hdr))
2258 {
2259 /* The entire FXSAVE state needs loading when we switch to XSAVE/XRSTOR
2260 as we don't know what happened before. (Bother optimize later?) */
2261 pCtx->XState.Hdr.bmXState = XSAVE_C_X87 | XSAVE_C_SSE;
2262 }
2263
2264 /*
2265 * MSRs.
2266 */
2267 /* Init PAT MSR */
2268 pCtx->msrPAT = MSR_IA32_CR_PAT_INIT_VAL;
2269
2270 /* EFER MBZ; see AMD64 Architecture Programmer's Manual Volume 2: Table 14-1. Initial Processor State.
2271 * The Intel docs don't mention it. */
2272 Assert(!pCtx->msrEFER);
2273
2274 /* IA32_MISC_ENABLE - not entirely sure what the init/reset state really
2275 is supposed to be here, just trying provide useful/sensible values. */
2276 PCPUMMSRRANGE pRange = cpumLookupMsrRange(pVM, MSR_IA32_MISC_ENABLE);
2277 if (pRange)
2278 {
2279 pVCpu->cpum.s.GuestMsrs.msr.MiscEnable = MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
2280 | MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL
2281 | (pVM->cpum.s.GuestFeatures.fMonitorMWait ? MSR_IA32_MISC_ENABLE_MONITOR : 0)
2282 | MSR_IA32_MISC_ENABLE_FAST_STRINGS;
2283 pRange->fWrIgnMask |= MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
2284 | MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL;
2285 pRange->fWrGpMask &= ~pVCpu->cpum.s.GuestMsrs.msr.MiscEnable;
2286 }
2287
2288 /** @todo Wire IA32_MISC_ENABLE bit 22 to our NT 4 CPUID trick. */
2289
2290 /** @todo r=ramshankar: Currently broken for SMP as TMCpuTickSet() expects to be
2291 * called from each EMT while we're getting called by CPUMR3Reset()
2292 * iteratively on the same thread. Fix later. */
2293#if 0 /** @todo r=bird: This we will do in TM, not here. */
2294 /* TSC must be 0. Intel spec. Table 9-1. "IA-32 Processor States Following Power-up, Reset, or INIT." */
2295 CPUMSetGuestMsr(pVCpu, MSR_IA32_TSC, 0);
2296#endif
2297
2298
2299 /* C-state control. Guesses. */
2300 pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 1 /*C1*/ | RT_BIT_32(25) | RT_BIT_32(26) | RT_BIT_32(27) | RT_BIT_32(28);
2301 /* For Nehalem+ and Atoms, the 0xE2 MSR (MSR_PKG_CST_CONFIG_CONTROL) is documented. For Core 2,
2302 * it's undocumented but exists as MSR_PMG_CST_CONFIG_CONTROL and has similar but not identical
2303 * functionality. The default value must be different due to incompatible write mask.
2304 */
2305 if (CPUMMICROARCH_IS_INTEL_CORE2(pVM->cpum.s.GuestFeatures.enmMicroarch))
2306 pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 0x202a01; /* From Mac Pro Harpertown, unlocked. */
2307 else if (pVM->cpum.s.GuestFeatures.enmMicroarch == kCpumMicroarch_Intel_Core_Yonah)
2308 pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 0x26740c; /* From MacBookPro1,1. */
2309
2310 /*
2311 * Hardware virtualization state.
2312 */
2313 CPUMSetGuestGif(pCtx, true);
2314 Assert(!pVM->cpum.s.GuestFeatures.fVmx || !pVM->cpum.s.GuestFeatures.fSvm); /* Paranoia. */
2315 if (pVM->cpum.s.GuestFeatures.fVmx)
2316 cpumR3ResetVmxHwVirtState(pVCpu);
2317 else if (pVM->cpum.s.GuestFeatures.fSvm)
2318 cpumR3ResetSvmHwVirtState(pVCpu);
2319}
2320
2321
2322/**
2323 * Resets the CPU.
2324 *
2325 * @returns VINF_SUCCESS.
2326 * @param pVM The cross context VM structure.
2327 */
2328VMMR3DECL(void) CPUMR3Reset(PVM pVM)
2329{
2330 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2331 {
2332 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2333 CPUMR3ResetCpu(pVM, pVCpu);
2334
2335#ifdef VBOX_WITH_CRASHDUMP_MAGIC
2336
2337 /* Magic marker for searching in crash dumps. */
2338 strcpy((char *)pVCpu->.cpum.s.aMagic, "CPUMCPU Magic");
2339 pVCpu->cpum.s.uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
2340 pVCpu->cpum.s.Guest->dr[5] = UINT64_C(0xDEADBEEFDEADBEEF);
2341#endif
2342 }
2343}
2344
2345
2346
2347
2348/**
2349 * Pass 0 live exec callback.
2350 *
2351 * @returns VINF_SSM_DONT_CALL_AGAIN.
2352 * @param pVM The cross context VM structure.
2353 * @param pSSM The saved state handle.
2354 * @param uPass The pass (0).
2355 */
2356static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass)
2357{
2358 AssertReturn(uPass == 0, VERR_SSM_UNEXPECTED_PASS);
2359 cpumR3SaveCpuId(pVM, pSSM);
2360 return VINF_SSM_DONT_CALL_AGAIN;
2361}
2362
2363
2364/**
2365 * Execute state save operation.
2366 *
2367 * @returns VBox status code.
2368 * @param pVM The cross context VM structure.
2369 * @param pSSM SSM operation handle.
2370 */
2371static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM)
2372{
2373 /*
2374 * Save.
2375 */
2376 SSMR3PutU32(pSSM, pVM->cCpus);
2377 SSMR3PutU32(pSSM, sizeof(pVM->apCpusR3[0]->cpum.s.GuestMsrs.msr));
2378 CPUMCTX DummyHyperCtx;
2379 RT_ZERO(DummyHyperCtx);
2380 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2381 {
2382 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2383
2384 SSMR3PutStructEx(pSSM, &DummyHyperCtx, sizeof(DummyHyperCtx), 0, g_aCpumCtxFields, NULL);
2385
2386 PCPUMCTX pGstCtx = &pVCpu->cpum.s.Guest;
2387 SSMR3PutStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), 0, g_aCpumCtxFields, NULL);
2388 SSMR3PutStructEx(pSSM, &pGstCtx->XState.x87, sizeof(pGstCtx->XState.x87), 0, g_aCpumX87Fields, NULL);
2389 if (pGstCtx->fXStateMask != 0)
2390 SSMR3PutStructEx(pSSM, &pGstCtx->XState.Hdr, sizeof(pGstCtx->XState.Hdr), 0, g_aCpumXSaveHdrFields, NULL);
2391 if (pGstCtx->fXStateMask & XSAVE_C_YMM)
2392 {
2393 PCX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_YMM_BIT, PCX86XSAVEYMMHI);
2394 SSMR3PutStructEx(pSSM, pYmmHiCtx, sizeof(*pYmmHiCtx), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumYmmHiFields, NULL);
2395 }
2396 if (pGstCtx->fXStateMask & XSAVE_C_BNDREGS)
2397 {
2398 PCX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDREGS_BIT, PCX86XSAVEBNDREGS);
2399 SSMR3PutStructEx(pSSM, pBndRegs, sizeof(*pBndRegs), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndRegsFields, NULL);
2400 }
2401 if (pGstCtx->fXStateMask & XSAVE_C_BNDCSR)
2402 {
2403 PCX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDCSR_BIT, PCX86XSAVEBNDCFG);
2404 SSMR3PutStructEx(pSSM, pBndCfg, sizeof(*pBndCfg), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndCfgFields, NULL);
2405 }
2406 if (pGstCtx->fXStateMask & XSAVE_C_ZMM_HI256)
2407 {
2408 PCX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_HI256_BIT, PCX86XSAVEZMMHI256);
2409 SSMR3PutStructEx(pSSM, pZmmHi256, sizeof(*pZmmHi256), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmmHi256Fields, NULL);
2410 }
2411 if (pGstCtx->fXStateMask & XSAVE_C_ZMM_16HI)
2412 {
2413 PCX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_16HI_BIT, PCX86XSAVEZMM16HI);
2414 SSMR3PutStructEx(pSSM, pZmm16Hi, sizeof(*pZmm16Hi), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmm16HiFields, NULL);
2415 }
2416 SSMR3PutU64(pSSM, pGstCtx->aPaePdpes[0].u);
2417 SSMR3PutU64(pSSM, pGstCtx->aPaePdpes[1].u);
2418 SSMR3PutU64(pSSM, pGstCtx->aPaePdpes[2].u);
2419 SSMR3PutU64(pSSM, pGstCtx->aPaePdpes[3].u);
2420 if (pVM->cpum.s.GuestFeatures.fSvm)
2421 {
2422 SSMR3PutU64(pSSM, pGstCtx->hwvirt.svm.uMsrHSavePa);
2423 SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.svm.GCPhysVmcb);
2424 SSMR3PutU64(pSSM, pGstCtx->hwvirt.svm.uPrevPauseTick);
2425 SSMR3PutU16(pSSM, pGstCtx->hwvirt.svm.cPauseFilter);
2426 SSMR3PutU16(pSSM, pGstCtx->hwvirt.svm.cPauseFilterThreshold);
2427 SSMR3PutBool(pSSM, pGstCtx->hwvirt.svm.fInterceptEvents);
2428 SSMR3PutStructEx(pSSM, &pGstCtx->hwvirt.svm.HostState, sizeof(pGstCtx->hwvirt.svm.HostState), 0 /* fFlags */,
2429 g_aSvmHwvirtHostState, NULL /* pvUser */);
2430 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.svm.Vmcb, sizeof(pGstCtx->hwvirt.svm.Vmcb));
2431 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.svm.abMsrBitmap[0], sizeof(pGstCtx->hwvirt.svm.abMsrBitmap));
2432 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.svm.abIoBitmap[0], sizeof(pGstCtx->hwvirt.svm.abIoBitmap));
2433 SSMR3PutU32(pSSM, pGstCtx->hwvirt.fLocalForcedActions);
2434 SSMR3PutBool(pSSM, pGstCtx->hwvirt.fGif);
2435 }
2436 if (pVM->cpum.s.GuestFeatures.fVmx)
2437 {
2438 SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysVmxon);
2439 SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysVmcs);
2440 SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysShadowVmcs);
2441 SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInVmxRootMode);
2442 SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInVmxNonRootMode);
2443 SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInterceptEvents);
2444 SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fNmiUnblockingIret);
2445 SSMR3PutStructEx(pSSM, &pGstCtx->hwvirt.vmx.Vmcs, sizeof(pGstCtx->hwvirt.vmx.Vmcs), 0, g_aVmxHwvirtVmcs, NULL);
2446 SSMR3PutStructEx(pSSM, &pGstCtx->hwvirt.vmx.ShadowVmcs, sizeof(pGstCtx->hwvirt.vmx.ShadowVmcs),
2447 0, g_aVmxHwvirtVmcs, NULL);
2448 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.abVmreadBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abVmreadBitmap));
2449 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.abVmwriteBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abVmwriteBitmap));
2450 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.aEntryMsrLoadArea[0], sizeof(pGstCtx->hwvirt.vmx.aEntryMsrLoadArea));
2451 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.aExitMsrStoreArea[0], sizeof(pGstCtx->hwvirt.vmx.aExitMsrStoreArea));
2452 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.aExitMsrLoadArea[0], sizeof(pGstCtx->hwvirt.vmx.aExitMsrLoadArea));
2453 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.abMsrBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abMsrBitmap));
2454 SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.abIoBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abIoBitmap));
2455 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uFirstPauseLoopTick);
2456 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uPrevPauseTick);
2457 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uEntryTick);
2458 SSMR3PutU16(pSSM, pGstCtx->hwvirt.vmx.offVirtApicWrite);
2459 SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fVirtNmiBlocking);
2460 SSMR3PutU64(pSSM, MSR_IA32_FEATURE_CONTROL_LOCK | MSR_IA32_FEATURE_CONTROL_VMXON); /* Deprecated since 2021/09/22. Value kept backwards compatibile with 6.1.26. */
2461 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Basic);
2462 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.PinCtls.u);
2463 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ProcCtls.u);
2464 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ProcCtls2.u);
2465 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ExitCtls.u);
2466 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.EntryCtls.u);
2467 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TruePinCtls.u);
2468 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueProcCtls.u);
2469 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueEntryCtls.u);
2470 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueExitCtls.u);
2471 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Misc);
2472 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed0);
2473 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed1);
2474 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed0);
2475 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed1);
2476 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64VmcsEnum);
2477 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64VmFunc);
2478 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64EptVpidCaps);
2479 SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64ProcCtls3);
2480 }
2481 SSMR3PutU32(pSSM, pVCpu->cpum.s.fUseFlags);
2482 SSMR3PutU32(pSSM, pVCpu->cpum.s.fChanged);
2483 AssertCompileSizeAlignment(pVCpu->cpum.s.GuestMsrs.msr, sizeof(uint64_t));
2484 SSMR3PutMem(pSSM, &pVCpu->cpum.s.GuestMsrs, sizeof(pVCpu->cpum.s.GuestMsrs.msr));
2485 }
2486
2487 cpumR3SaveCpuId(pVM, pSSM);
2488 return VINF_SUCCESS;
2489}
2490
2491
2492/**
2493 * @callback_method_impl{FNSSMINTLOADPREP}
2494 */
2495static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM)
2496{
2497 NOREF(pSSM);
2498 pVM->cpum.s.fPendingRestore = true;
2499 return VINF_SUCCESS;
2500}
2501
2502
2503/**
2504 * @callback_method_impl{FNSSMINTLOADEXEC}
2505 */
2506static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
2507{
2508 int rc; /* Only for AssertRCReturn use. */
2509
2510 /*
2511 * Validate version.
2512 */
2513 if ( uVersion != CPUM_SAVED_STATE_VERSION_PAE_PDPES
2514 && uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2
2515 && uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_VMX
2516 && uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_SVM
2517 && uVersion != CPUM_SAVED_STATE_VERSION_XSAVE
2518 && uVersion != CPUM_SAVED_STATE_VERSION_GOOD_CPUID_COUNT
2519 && uVersion != CPUM_SAVED_STATE_VERSION_BAD_CPUID_COUNT
2520 && uVersion != CPUM_SAVED_STATE_VERSION_PUT_STRUCT
2521 && uVersion != CPUM_SAVED_STATE_VERSION_MEM
2522 && uVersion != CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE
2523 && uVersion != CPUM_SAVED_STATE_VERSION_VER3_2
2524 && uVersion != CPUM_SAVED_STATE_VERSION_VER3_0
2525 && uVersion != CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR
2526 && uVersion != CPUM_SAVED_STATE_VERSION_VER2_0
2527 && uVersion != CPUM_SAVED_STATE_VERSION_VER1_6)
2528 {
2529 AssertMsgFailed(("cpumR3LoadExec: Invalid version uVersion=%d!\n", uVersion));
2530 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
2531 }
2532
2533 if (uPass == SSM_PASS_FINAL)
2534 {
2535 /*
2536 * Set the size of RTGCPTR for SSMR3GetGCPtr. (Only necessary for
2537 * really old SSM file versions.)
2538 */
2539 if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2540 SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR32));
2541 else if (uVersion <= CPUM_SAVED_STATE_VERSION_VER3_0)
2542 SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR));
2543
2544 /*
2545 * Figure x86 and ctx field definitions to use for older states.
2546 */
2547 uint32_t const fLoad = uVersion > CPUM_SAVED_STATE_VERSION_MEM ? 0 : SSMSTRUCT_FLAGS_MEM_BAND_AID_RELAXED;
2548 PCSSMFIELD paCpumCtx1Fields = g_aCpumX87Fields;
2549 PCSSMFIELD paCpumCtx2Fields = g_aCpumCtxFields;
2550 if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2551 {
2552 paCpumCtx1Fields = g_aCpumX87FieldsV16;
2553 paCpumCtx2Fields = g_aCpumCtxFieldsV16;
2554 }
2555 else if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2556 {
2557 paCpumCtx1Fields = g_aCpumX87FieldsMem;
2558 paCpumCtx2Fields = g_aCpumCtxFieldsMem;
2559 }
2560
2561 /*
2562 * The hyper state used to preceed the CPU count. Starting with
2563 * XSAVE it was moved down till after we've got the count.
2564 */
2565 CPUMCTX HyperCtxIgnored;
2566 if (uVersion < CPUM_SAVED_STATE_VERSION_XSAVE)
2567 {
2568 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2569 {
2570 X86FXSTATE Ign;
2571 SSMR3GetStructEx(pSSM, &Ign, sizeof(Ign), fLoad | SSMSTRUCT_FLAGS_NO_TAIL_MARKER, paCpumCtx1Fields, NULL);
2572 SSMR3GetStructEx(pSSM, &HyperCtxIgnored, sizeof(HyperCtxIgnored),
2573 fLoad | SSMSTRUCT_FLAGS_NO_LEAD_MARKER, paCpumCtx2Fields, NULL);
2574 }
2575 }
2576
2577 if (uVersion >= CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR)
2578 {
2579 uint32_t cCpus;
2580 rc = SSMR3GetU32(pSSM, &cCpus); AssertRCReturn(rc, rc);
2581 AssertLogRelMsgReturn(cCpus == pVM->cCpus, ("Mismatching CPU counts: saved: %u; configured: %u \n", cCpus, pVM->cCpus),
2582 VERR_SSM_UNEXPECTED_DATA);
2583 }
2584 AssertLogRelMsgReturn( uVersion > CPUM_SAVED_STATE_VERSION_VER2_0
2585 || pVM->cCpus == 1,
2586 ("cCpus=%u\n", pVM->cCpus),
2587 VERR_SSM_UNEXPECTED_DATA);
2588
2589 uint32_t cbMsrs = 0;
2590 if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2591 {
2592 rc = SSMR3GetU32(pSSM, &cbMsrs); AssertRCReturn(rc, rc);
2593 AssertLogRelMsgReturn(RT_ALIGN(cbMsrs, sizeof(uint64_t)) == cbMsrs, ("Size of MSRs is misaligned: %#x\n", cbMsrs),
2594 VERR_SSM_UNEXPECTED_DATA);
2595 AssertLogRelMsgReturn(cbMsrs <= sizeof(CPUMCTXMSRS) && cbMsrs > 0, ("Size of MSRs is out of range: %#x\n", cbMsrs),
2596 VERR_SSM_UNEXPECTED_DATA);
2597 }
2598
2599 /*
2600 * Do the per-CPU restoring.
2601 */
2602 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2603 {
2604 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2605 PCPUMCTX pGstCtx = &pVCpu->cpum.s.Guest;
2606
2607 if (uVersion >= CPUM_SAVED_STATE_VERSION_XSAVE)
2608 {
2609 /*
2610 * The XSAVE saved state layout moved the hyper state down here.
2611 */
2612 rc = SSMR3GetStructEx(pSSM, &HyperCtxIgnored, sizeof(HyperCtxIgnored), 0, g_aCpumCtxFields, NULL);
2613 AssertRCReturn(rc, rc);
2614
2615 /*
2616 * Start by restoring the CPUMCTX structure and the X86FXSAVE bits of the extended state.
2617 */
2618 rc = SSMR3GetStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), 0, g_aCpumCtxFields, NULL);
2619 rc = SSMR3GetStructEx(pSSM, &pGstCtx->XState.x87, sizeof(pGstCtx->XState.x87), 0, g_aCpumX87Fields, NULL);
2620 AssertRCReturn(rc, rc);
2621
2622 /* Check that the xsave/xrstor mask is valid (invalid results in #GP). */
2623 if (pGstCtx->fXStateMask != 0)
2624 {
2625 AssertLogRelMsgReturn(!(pGstCtx->fXStateMask & ~pVM->cpum.s.fXStateGuestMask),
2626 ("fXStateMask=%#RX64 fXStateGuestMask=%#RX64\n",
2627 pGstCtx->fXStateMask, pVM->cpum.s.fXStateGuestMask),
2628 VERR_CPUM_INCOMPATIBLE_XSAVE_COMP_MASK);
2629 AssertLogRelMsgReturn(pGstCtx->fXStateMask & XSAVE_C_X87,
2630 ("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2631 AssertLogRelMsgReturn((pGstCtx->fXStateMask & (XSAVE_C_SSE | XSAVE_C_YMM)) != XSAVE_C_YMM,
2632 ("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2633 AssertLogRelMsgReturn( (pGstCtx->fXStateMask & (XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI)) == 0
2634 || (pGstCtx->fXStateMask & (XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI))
2635 == (XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI),
2636 ("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2637 }
2638
2639 /* Check that the XCR0 mask is valid (invalid results in #GP). */
2640 AssertLogRelMsgReturn(pGstCtx->aXcr[0] & XSAVE_C_X87, ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XCR0);
2641 if (pGstCtx->aXcr[0] != XSAVE_C_X87)
2642 {
2643 AssertLogRelMsgReturn(!(pGstCtx->aXcr[0] & ~(pGstCtx->fXStateMask | XSAVE_C_X87)),
2644 ("xcr0=%#RX64 fXStateMask=%#RX64\n", pGstCtx->aXcr[0], pGstCtx->fXStateMask),
2645 VERR_CPUM_INVALID_XCR0);
2646 AssertLogRelMsgReturn(pGstCtx->aXcr[0] & XSAVE_C_X87,
2647 ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2648 AssertLogRelMsgReturn((pGstCtx->aXcr[0] & (XSAVE_C_SSE | XSAVE_C_YMM)) != XSAVE_C_YMM,
2649 ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2650 AssertLogRelMsgReturn( (pGstCtx->aXcr[0] & (XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI)) == 0
2651 || (pGstCtx->aXcr[0] & (XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI))
2652 == (XSAVE_C_SSE | XSAVE_C_YMM | XSAVE_C_OPMASK | XSAVE_C_ZMM_HI256 | XSAVE_C_ZMM_16HI),
2653 ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2654 }
2655
2656 /* Check that the XCR1 is zero, as we don't implement it yet. */
2657 AssertLogRelMsgReturn(!pGstCtx->aXcr[1], ("xcr1=%#RX64\n", pGstCtx->aXcr[1]), VERR_SSM_DATA_UNIT_FORMAT_CHANGED);
2658
2659 /*
2660 * Restore the individual extended state components we support.
2661 */
2662 if (pGstCtx->fXStateMask != 0)
2663 {
2664 rc = SSMR3GetStructEx(pSSM, &pGstCtx->XState.Hdr, sizeof(pGstCtx->XState.Hdr),
2665 0, g_aCpumXSaveHdrFields, NULL);
2666 AssertRCReturn(rc, rc);
2667 AssertLogRelMsgReturn(!(pGstCtx->XState.Hdr.bmXState & ~pGstCtx->fXStateMask),
2668 ("bmXState=%#RX64 fXStateMask=%#RX64\n",
2669 pGstCtx->XState.Hdr.bmXState, pGstCtx->fXStateMask),
2670 VERR_CPUM_INVALID_XSAVE_HDR);
2671 }
2672 if (pGstCtx->fXStateMask & XSAVE_C_YMM)
2673 {
2674 PX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_YMM_BIT, PX86XSAVEYMMHI);
2675 SSMR3GetStructEx(pSSM, pYmmHiCtx, sizeof(*pYmmHiCtx), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumYmmHiFields, NULL);
2676 }
2677 if (pGstCtx->fXStateMask & XSAVE_C_BNDREGS)
2678 {
2679 PX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDREGS_BIT, PX86XSAVEBNDREGS);
2680 SSMR3GetStructEx(pSSM, pBndRegs, sizeof(*pBndRegs), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndRegsFields, NULL);
2681 }
2682 if (pGstCtx->fXStateMask & XSAVE_C_BNDCSR)
2683 {
2684 PX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDCSR_BIT, PX86XSAVEBNDCFG);
2685 SSMR3GetStructEx(pSSM, pBndCfg, sizeof(*pBndCfg), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndCfgFields, NULL);
2686 }
2687 if (pGstCtx->fXStateMask & XSAVE_C_ZMM_HI256)
2688 {
2689 PX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_HI256_BIT, PX86XSAVEZMMHI256);
2690 SSMR3GetStructEx(pSSM, pZmmHi256, sizeof(*pZmmHi256), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmmHi256Fields, NULL);
2691 }
2692 if (pGstCtx->fXStateMask & XSAVE_C_ZMM_16HI)
2693 {
2694 PX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_16HI_BIT, PX86XSAVEZMM16HI);
2695 SSMR3GetStructEx(pSSM, pZmm16Hi, sizeof(*pZmm16Hi), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmm16HiFields, NULL);
2696 }
2697 if (uVersion >= CPUM_SAVED_STATE_VERSION_PAE_PDPES)
2698 {
2699 SSMR3GetU64(pSSM, &pGstCtx->aPaePdpes[0].u);
2700 SSMR3GetU64(pSSM, &pGstCtx->aPaePdpes[1].u);
2701 SSMR3GetU64(pSSM, &pGstCtx->aPaePdpes[2].u);
2702 SSMR3GetU64(pSSM, &pGstCtx->aPaePdpes[3].u);
2703 }
2704 if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_SVM)
2705 {
2706 if (pVM->cpum.s.GuestFeatures.fSvm)
2707 {
2708 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.svm.uMsrHSavePa);
2709 SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.svm.GCPhysVmcb);
2710 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.svm.uPrevPauseTick);
2711 SSMR3GetU16(pSSM, &pGstCtx->hwvirt.svm.cPauseFilter);
2712 SSMR3GetU16(pSSM, &pGstCtx->hwvirt.svm.cPauseFilterThreshold);
2713 SSMR3GetBool(pSSM, &pGstCtx->hwvirt.svm.fInterceptEvents);
2714 SSMR3GetStructEx(pSSM, &pGstCtx->hwvirt.svm.HostState, sizeof(pGstCtx->hwvirt.svm.HostState),
2715 0 /* fFlags */, g_aSvmHwvirtHostState, NULL /* pvUser */);
2716 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.svm.Vmcb, sizeof(pGstCtx->hwvirt.svm.Vmcb));
2717 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.svm.abMsrBitmap[0], sizeof(pGstCtx->hwvirt.svm.abMsrBitmap));
2718 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.svm.abIoBitmap[0], sizeof(pGstCtx->hwvirt.svm.abIoBitmap));
2719 SSMR3GetU32(pSSM, &pGstCtx->hwvirt.fLocalForcedActions);
2720 SSMR3GetBool(pSSM, &pGstCtx->hwvirt.fGif);
2721 }
2722 }
2723 if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_VMX)
2724 {
2725 if (pVM->cpum.s.GuestFeatures.fVmx)
2726 {
2727 SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysVmxon);
2728 SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysVmcs);
2729 SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysShadowVmcs);
2730 SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInVmxRootMode);
2731 SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInVmxNonRootMode);
2732 SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInterceptEvents);
2733 SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fNmiUnblockingIret);
2734 SSMR3GetStructEx(pSSM, &pGstCtx->hwvirt.vmx.Vmcs, sizeof(pGstCtx->hwvirt.vmx.Vmcs),
2735 0, g_aVmxHwvirtVmcs, NULL);
2736 SSMR3GetStructEx(pSSM, &pGstCtx->hwvirt.vmx.ShadowVmcs, sizeof(pGstCtx->hwvirt.vmx.ShadowVmcs),
2737 0, g_aVmxHwvirtVmcs, NULL);
2738 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.abVmreadBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abVmreadBitmap));
2739 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.abVmwriteBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abVmwriteBitmap));
2740 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.aEntryMsrLoadArea[0], sizeof(pGstCtx->hwvirt.vmx.aEntryMsrLoadArea));
2741 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.aExitMsrStoreArea[0], sizeof(pGstCtx->hwvirt.vmx.aExitMsrStoreArea));
2742 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.aExitMsrLoadArea[0], sizeof(pGstCtx->hwvirt.vmx.aExitMsrLoadArea));
2743 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.abMsrBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abMsrBitmap));
2744 SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.abIoBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abIoBitmap));
2745 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uFirstPauseLoopTick);
2746 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uPrevPauseTick);
2747 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uEntryTick);
2748 SSMR3GetU16(pSSM, &pGstCtx->hwvirt.vmx.offVirtApicWrite);
2749 SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fVirtNmiBlocking);
2750 SSMR3Skip(pSSM, sizeof(uint64_t)); /* Unused - used to be IA32_FEATURE_CONTROL, see @bugref{10106}. */
2751 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Basic);
2752 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.PinCtls.u);
2753 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ProcCtls.u);
2754 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ProcCtls2.u);
2755 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ExitCtls.u);
2756 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.EntryCtls.u);
2757 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TruePinCtls.u);
2758 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueProcCtls.u);
2759 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueEntryCtls.u);
2760 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueExitCtls.u);
2761 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Misc);
2762 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed0);
2763 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed1);
2764 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed0);
2765 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed1);
2766 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64VmcsEnum);
2767 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64VmFunc);
2768 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64EptVpidCaps);
2769 if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2)
2770 SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64ProcCtls3);
2771 }
2772 }
2773 }
2774 else
2775 {
2776 /*
2777 * Pre XSAVE saved state.
2778 */
2779 SSMR3GetStructEx(pSSM, &pGstCtx->XState.x87, sizeof(pGstCtx->XState.x87),
2780 fLoad | SSMSTRUCT_FLAGS_NO_TAIL_MARKER, paCpumCtx1Fields, NULL);
2781 SSMR3GetStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), fLoad | SSMSTRUCT_FLAGS_NO_LEAD_MARKER, paCpumCtx2Fields, NULL);
2782 }
2783
2784 /*
2785 * Restore a couple of flags and the MSRs.
2786 */
2787 uint32_t fIgnoredUsedFlags = 0;
2788 rc = SSMR3GetU32(pSSM, &fIgnoredUsedFlags); /* we're recalc the two relevant flags after loading state. */
2789 AssertRCReturn(rc, rc);
2790 SSMR3GetU32(pSSM, &pVCpu->cpum.s.fChanged);
2791
2792 rc = VINF_SUCCESS;
2793 if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2794 rc = SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], cbMsrs);
2795 else if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_0)
2796 {
2797 SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], 2 * sizeof(uint64_t)); /* Restore two MSRs. */
2798 rc = SSMR3Skip(pSSM, 62 * sizeof(uint64_t));
2799 }
2800 AssertRCReturn(rc, rc);
2801
2802 /* REM and other may have cleared must-be-one fields in DR6 and
2803 DR7, fix these. */
2804 pGstCtx->dr[6] &= ~(X86_DR6_RAZ_MASK | X86_DR6_MBZ_MASK);
2805 pGstCtx->dr[6] |= X86_DR6_RA1_MASK;
2806 pGstCtx->dr[7] &= ~(X86_DR7_RAZ_MASK | X86_DR7_MBZ_MASK);
2807 pGstCtx->dr[7] |= X86_DR7_RA1_MASK;
2808 }
2809
2810 /* Older states does not have the internal selector register flags
2811 and valid selector value. Supply those. */
2812 if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2813 {
2814 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2815 {
2816 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2817 bool const fValid = true /*!VM_IS_RAW_MODE_ENABLED(pVM)*/
2818 || ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
2819 && !(pVCpu->cpum.s.fChanged & CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID));
2820 PCPUMSELREG paSelReg = CPUMCTX_FIRST_SREG(&pVCpu->cpum.s.Guest);
2821 if (fValid)
2822 {
2823 for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
2824 {
2825 paSelReg[iSelReg].fFlags = CPUMSELREG_FLAGS_VALID;
2826 paSelReg[iSelReg].ValidSel = paSelReg[iSelReg].Sel;
2827 }
2828
2829 pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2830 pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
2831 }
2832 else
2833 {
2834 for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
2835 {
2836 paSelReg[iSelReg].fFlags = 0;
2837 paSelReg[iSelReg].ValidSel = 0;
2838 }
2839
2840 /* This might not be 104% correct, but I think it's close
2841 enough for all practical purposes... (REM always loaded
2842 LDTR registers.) */
2843 pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2844 pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
2845 }
2846 pVCpu->cpum.s.Guest.tr.fFlags = CPUMSELREG_FLAGS_VALID;
2847 pVCpu->cpum.s.Guest.tr.ValidSel = pVCpu->cpum.s.Guest.tr.Sel;
2848 }
2849 }
2850
2851 /* Clear CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID. */
2852 if ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
2853 && uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2854 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2855 {
2856 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2857 pVCpu->cpum.s.fChanged &= CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID;
2858 }
2859
2860 /*
2861 * A quick sanity check.
2862 */
2863 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2864 {
2865 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2866 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.es.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2867 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.cs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2868 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ss.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2869 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ds.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2870 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.fs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2871 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.gs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2872 }
2873 }
2874
2875 pVM->cpum.s.fPendingRestore = false;
2876
2877 /*
2878 * Guest CPUIDs (and VMX MSR features).
2879 */
2880 if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_2)
2881 {
2882 CPUMMSRS GuestMsrs;
2883 RT_ZERO(GuestMsrs);
2884
2885 CPUMFEATURES BaseFeatures;
2886 bool const fVmxGstFeat = pVM->cpum.s.GuestFeatures.fVmx;
2887 if (fVmxGstFeat)
2888 {
2889 /*
2890 * At this point the MSRs in the guest CPU-context are loaded with the guest VMX MSRs from the saved state.
2891 * However the VMX sub-features have not been exploded yet. So cache the base (host derived) VMX features
2892 * here so we can compare them for compatibility after exploding guest features.
2893 */
2894 BaseFeatures = pVM->cpum.s.GuestFeatures;
2895
2896 /* Use the VMX MSR features from the saved state while exploding guest features. */
2897 GuestMsrs.hwvirt.vmx = pVM->apCpusR3[0]->cpum.s.Guest.hwvirt.vmx.Msrs;
2898 }
2899
2900 /* Load CPUID and explode guest features. */
2901 rc = cpumR3LoadCpuId(pVM, pSSM, uVersion, &GuestMsrs);
2902 if (fVmxGstFeat)
2903 {
2904 /*
2905 * Check if the exploded VMX features from the saved state are compatible with the host-derived features
2906 * we cached earlier (above). The is required if we use hardware-assisted nested-guest execution with
2907 * VMX features presented to the guest.
2908 */
2909 bool const fIsCompat = cpumR3AreVmxCpuFeaturesCompatible(pVM, &BaseFeatures, &pVM->cpum.s.GuestFeatures);
2910 if (!fIsCompat)
2911 return VERR_CPUM_INVALID_HWVIRT_FEAT_COMBO;
2912 }
2913 return rc;
2914 }
2915 return cpumR3LoadCpuIdPre32(pVM, pSSM, uVersion);
2916}
2917
2918
2919/**
2920 * @callback_method_impl{FNSSMINTLOADDONE}
2921 */
2922static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM)
2923{
2924 if (RT_FAILURE(SSMR3HandleGetStatus(pSSM)))
2925 return VINF_SUCCESS;
2926
2927 /* just check this since we can. */ /** @todo Add a SSM unit flag for indicating that it's mandatory during a restore. */
2928 if (pVM->cpum.s.fPendingRestore)
2929 {
2930 LogRel(("CPUM: Missing state!\n"));
2931 return VERR_INTERNAL_ERROR_2;
2932 }
2933
2934 bool const fSupportsLongMode = VMR3IsLongModeAllowed(pVM);
2935 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2936 {
2937 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2938
2939 /* Notify PGM of the NXE states in case they've changed. */
2940 PGMNotifyNxeChanged(pVCpu, RT_BOOL(pVCpu->cpum.s.Guest.msrEFER & MSR_K6_EFER_NXE));
2941
2942 /* During init. this is done in CPUMR3InitCompleted(). */
2943 if (fSupportsLongMode)
2944 pVCpu->cpum.s.fUseFlags |= CPUM_USE_SUPPORTS_LONGMODE;
2945
2946 /* Recalc the CPUM_USE_DEBUG_REGS_HYPER value. */
2947 CPUMRecalcHyperDRx(pVCpu, UINT8_MAX);
2948 }
2949 return VINF_SUCCESS;
2950}
2951
2952
2953/**
2954 * Checks if the CPUM state restore is still pending.
2955 *
2956 * @returns true / false.
2957 * @param pVM The cross context VM structure.
2958 */
2959VMMDECL(bool) CPUMR3IsStateRestorePending(PVM pVM)
2960{
2961 return pVM->cpum.s.fPendingRestore;
2962}
2963
2964
2965/**
2966 * Formats the EFLAGS value into mnemonics.
2967 *
2968 * @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
2969 * @param efl The EFLAGS value.
2970 */
2971static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
2972{
2973 /*
2974 * Format the flags.
2975 */
2976 static const struct
2977 {
2978 const char *pszSet; const char *pszClear; uint32_t fFlag;
2979 } s_aFlags[] =
2980 {
2981 { "vip",NULL, X86_EFL_VIP },
2982 { "vif",NULL, X86_EFL_VIF },
2983 { "ac", NULL, X86_EFL_AC },
2984 { "vm", NULL, X86_EFL_VM },
2985 { "rf", NULL, X86_EFL_RF },
2986 { "nt", NULL, X86_EFL_NT },
2987 { "ov", "nv", X86_EFL_OF },
2988 { "dn", "up", X86_EFL_DF },
2989 { "ei", "di", X86_EFL_IF },
2990 { "tf", NULL, X86_EFL_TF },
2991 { "nt", "pl", X86_EFL_SF },
2992 { "nz", "zr", X86_EFL_ZF },
2993 { "ac", "na", X86_EFL_AF },
2994 { "po", "pe", X86_EFL_PF },
2995 { "cy", "nc", X86_EFL_CF },
2996 };
2997 char *psz = pszEFlags;
2998 for (unsigned i = 0; i < RT_ELEMENTS(s_aFlags); i++)
2999 {
3000 const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
3001 if (pszAdd)
3002 {
3003 strcpy(psz, pszAdd);
3004 psz += strlen(pszAdd);
3005 *psz++ = ' ';
3006 }
3007 }
3008 psz[-1] = '\0';
3009}
3010
3011
3012/**
3013 * Formats a full register dump.
3014 *
3015 * @param pVM The cross context VM structure.
3016 * @param pCtx The context to format.
3017 * @param pCtxCore The context core to format.
3018 * @param pHlp Output functions.
3019 * @param enmType The dump type.
3020 * @param pszPrefix Register name prefix.
3021 */
3022static void cpumR3InfoOne(PVM pVM, PCPUMCTX pCtx, PCCPUMCTXCORE pCtxCore, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType,
3023 const char *pszPrefix)
3024{
3025 NOREF(pVM);
3026
3027 /*
3028 * Format the EFLAGS.
3029 */
3030 uint32_t efl = pCtxCore->eflags.u32;
3031 char szEFlags[80];
3032 cpumR3InfoFormatFlags(&szEFlags[0], efl);
3033
3034 /*
3035 * Format the registers.
3036 */
3037 switch (enmType)
3038 {
3039 case CPUMDUMPTYPE_TERSE:
3040 if (CPUMIsGuestIn64BitCodeEx(pCtx))
3041 pHlp->pfnPrintf(pHlp,
3042 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3043 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3044 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3045 "%sr14=%016RX64 %sr15=%016RX64\n"
3046 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3047 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
3048 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3049 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3050 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3051 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3052 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3053 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
3054 else
3055 pHlp->pfnPrintf(pHlp,
3056 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3057 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3058 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
3059 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3060 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3061 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3062 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
3063 break;
3064
3065 case CPUMDUMPTYPE_DEFAULT:
3066 if (CPUMIsGuestIn64BitCodeEx(pCtx))
3067 pHlp->pfnPrintf(pHlp,
3068 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3069 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3070 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3071 "%sr14=%016RX64 %sr15=%016RX64\n"
3072 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3073 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
3074 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%016RX64:%04x %sldtr=%04x\n"
3075 ,
3076 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3077 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3078 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3079 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3080 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3081 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
3082 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3083 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
3084 else
3085 pHlp->pfnPrintf(pHlp,
3086 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3087 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3088 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
3089 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%08RX64:%04x %sldtr=%04x\n"
3090 ,
3091 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3092 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3093 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3094 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
3095 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3096 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
3097 break;
3098
3099 case CPUMDUMPTYPE_VERBOSE:
3100 if (CPUMIsGuestIn64BitCodeEx(pCtx))
3101 pHlp->pfnPrintf(pHlp,
3102 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3103 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3104 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3105 "%sr14=%016RX64 %sr15=%016RX64\n"
3106 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3107 "%scs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3108 "%sds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3109 "%ses={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3110 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3111 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3112 "%sss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3113 "%scr0=%016RX64 %scr2=%016RX64 %scr3=%016RX64 %scr4=%016RX64\n"
3114 "%sdr0=%016RX64 %sdr1=%016RX64 %sdr2=%016RX64 %sdr3=%016RX64\n"
3115 "%sdr4=%016RX64 %sdr5=%016RX64 %sdr6=%016RX64 %sdr7=%016RX64\n"
3116 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
3117 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3118 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3119 "%sSysEnter={cs=%04llx eip=%016RX64 esp=%016RX64}\n"
3120 ,
3121 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3122 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3123 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3124 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3125 pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u,
3126 pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u,
3127 pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u,
3128 pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u,
3129 pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u,
3130 pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u,
3131 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3132 pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1], pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
3133 pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5], pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
3134 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
3135 pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
3136 pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
3137 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
3138 else
3139 pHlp->pfnPrintf(pHlp,
3140 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3141 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3142 "%scs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr0=%08RX64 %sdr1=%08RX64\n"
3143 "%sds={%04x base=%016RX64 limit=%08x flags=%08x} %sdr2=%08RX64 %sdr3=%08RX64\n"
3144 "%ses={%04x base=%016RX64 limit=%08x flags=%08x} %sdr4=%08RX64 %sdr5=%08RX64\n"
3145 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr6=%08RX64 %sdr7=%08RX64\n"
3146 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x} %scr0=%08RX64 %scr2=%08RX64\n"
3147 "%sss={%04x base=%016RX64 limit=%08x flags=%08x} %scr3=%08RX64 %scr4=%08RX64\n"
3148 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
3149 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3150 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3151 "%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
3152 ,
3153 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3154 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3155 pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u, pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1],
3156 pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u, pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
3157 pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u, pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5],
3158 pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u, pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
3159 pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
3160 pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3161 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
3162 pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
3163 pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
3164 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
3165
3166 pHlp->pfnPrintf(pHlp, "%sxcr=%016RX64 %sxcr1=%016RX64 %sxss=%016RX64 (fXStateMask=%016RX64)\n",
3167 pszPrefix, pCtx->aXcr[0], pszPrefix, pCtx->aXcr[1],
3168 pszPrefix, UINT64_C(0) /** @todo XSS */, pCtx->fXStateMask);
3169 {
3170 PX86FXSTATE pFpuCtx = &pCtx->XState.x87;
3171 pHlp->pfnPrintf(pHlp,
3172 "%sFCW=%04x %sFSW=%04x %sFTW=%04x %sFOP=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
3173 "%sFPUIP=%08x %sCS=%04x %sRsrvd1=%04x %sFPUDP=%08x %sDS=%04x %sRsvrd2=%04x\n"
3174 ,
3175 pszPrefix, pFpuCtx->FCW, pszPrefix, pFpuCtx->FSW, pszPrefix, pFpuCtx->FTW, pszPrefix, pFpuCtx->FOP,
3176 pszPrefix, pFpuCtx->MXCSR, pszPrefix, pFpuCtx->MXCSR_MASK,
3177 pszPrefix, pFpuCtx->FPUIP, pszPrefix, pFpuCtx->CS, pszPrefix, pFpuCtx->Rsrvd1,
3178 pszPrefix, pFpuCtx->FPUDP, pszPrefix, pFpuCtx->DS, pszPrefix, pFpuCtx->Rsrvd2
3179 );
3180 /*
3181 * The FSAVE style memory image contains ST(0)-ST(7) at increasing addresses,
3182 * not (FP)R0-7 as Intel SDM suggests.
3183 */
3184 unsigned iShift = (pFpuCtx->FSW >> 11) & 7;
3185 for (unsigned iST = 0; iST < RT_ELEMENTS(pFpuCtx->aRegs); iST++)
3186 {
3187 unsigned iFPR = (iST + iShift) % RT_ELEMENTS(pFpuCtx->aRegs);
3188 unsigned uTag = (pFpuCtx->FTW >> (2 * iFPR)) & 3;
3189 char chSign = pFpuCtx->aRegs[iST].au16[4] & 0x8000 ? '-' : '+';
3190 unsigned iInteger = (unsigned)(pFpuCtx->aRegs[iST].au64[0] >> 63);
3191 uint64_t u64Fraction = pFpuCtx->aRegs[iST].au64[0] & UINT64_C(0x7fffffffffffffff);
3192 int iExponent = pFpuCtx->aRegs[iST].au16[4] & 0x7fff;
3193 iExponent -= 16383; /* subtract bias */
3194 /** @todo This isn't entirenly correct and needs more work! */
3195 pHlp->pfnPrintf(pHlp,
3196 "%sST(%u)=%sFPR%u={%04RX16'%08RX32'%08RX32} t%d %c%u.%022llu * 2 ^ %d (*)",
3197 pszPrefix, iST, pszPrefix, iFPR,
3198 pFpuCtx->aRegs[iST].au16[4], pFpuCtx->aRegs[iST].au32[1], pFpuCtx->aRegs[iST].au32[0],
3199 uTag, chSign, iInteger, u64Fraction, iExponent);
3200 if (pFpuCtx->aRegs[iST].au16[5] || pFpuCtx->aRegs[iST].au16[6] || pFpuCtx->aRegs[iST].au16[7])
3201 pHlp->pfnPrintf(pHlp, " res={%04RX16,%04RX16,%04RX16}\n",
3202 pFpuCtx->aRegs[iST].au16[5], pFpuCtx->aRegs[iST].au16[6], pFpuCtx->aRegs[iST].au16[7]);
3203 else
3204 pHlp->pfnPrintf(pHlp, "\n");
3205 }
3206
3207 /* XMM/YMM/ZMM registers. */
3208 if (pCtx->fXStateMask & XSAVE_C_YMM)
3209 {
3210 PCX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_YMM_BIT, PCX86XSAVEYMMHI);
3211 if (!(pCtx->fXStateMask & XSAVE_C_ZMM_HI256))
3212 for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
3213 pHlp->pfnPrintf(pHlp, "%sYMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
3214 pszPrefix, i, i < 10 ? " " : "",
3215 pYmmHiCtx->aYmmHi[i].au32[3],
3216 pYmmHiCtx->aYmmHi[i].au32[2],
3217 pYmmHiCtx->aYmmHi[i].au32[1],
3218 pYmmHiCtx->aYmmHi[i].au32[0],
3219 pFpuCtx->aXMM[i].au32[3],
3220 pFpuCtx->aXMM[i].au32[2],
3221 pFpuCtx->aXMM[i].au32[1],
3222 pFpuCtx->aXMM[i].au32[0]);
3223 else
3224 {
3225 PCX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_ZMM_HI256_BIT, PCX86XSAVEZMMHI256);
3226 for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
3227 pHlp->pfnPrintf(pHlp,
3228 "%sZMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32''%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
3229 pszPrefix, i, i < 10 ? " " : "",
3230 pZmmHi256->aHi256Regs[i].au32[7],
3231 pZmmHi256->aHi256Regs[i].au32[6],
3232 pZmmHi256->aHi256Regs[i].au32[5],
3233 pZmmHi256->aHi256Regs[i].au32[4],
3234 pZmmHi256->aHi256Regs[i].au32[3],
3235 pZmmHi256->aHi256Regs[i].au32[2],
3236 pZmmHi256->aHi256Regs[i].au32[1],
3237 pZmmHi256->aHi256Regs[i].au32[0],
3238 pYmmHiCtx->aYmmHi[i].au32[3],
3239 pYmmHiCtx->aYmmHi[i].au32[2],
3240 pYmmHiCtx->aYmmHi[i].au32[1],
3241 pYmmHiCtx->aYmmHi[i].au32[0],
3242 pFpuCtx->aXMM[i].au32[3],
3243 pFpuCtx->aXMM[i].au32[2],
3244 pFpuCtx->aXMM[i].au32[1],
3245 pFpuCtx->aXMM[i].au32[0]);
3246
3247 PCX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_ZMM_16HI_BIT, PCX86XSAVEZMM16HI);
3248 for (unsigned i = 0; i < RT_ELEMENTS(pZmm16Hi->aRegs); i++)
3249 pHlp->pfnPrintf(pHlp,
3250 "%sZMM%u=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32''%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
3251 pszPrefix, i + 16,
3252 pZmm16Hi->aRegs[i].au32[15],
3253 pZmm16Hi->aRegs[i].au32[14],
3254 pZmm16Hi->aRegs[i].au32[13],
3255 pZmm16Hi->aRegs[i].au32[12],
3256 pZmm16Hi->aRegs[i].au32[11],
3257 pZmm16Hi->aRegs[i].au32[10],
3258 pZmm16Hi->aRegs[i].au32[9],
3259 pZmm16Hi->aRegs[i].au32[8],
3260 pZmm16Hi->aRegs[i].au32[7],
3261 pZmm16Hi->aRegs[i].au32[6],
3262 pZmm16Hi->aRegs[i].au32[5],
3263 pZmm16Hi->aRegs[i].au32[4],
3264 pZmm16Hi->aRegs[i].au32[3],
3265 pZmm16Hi->aRegs[i].au32[2],
3266 pZmm16Hi->aRegs[i].au32[1],
3267 pZmm16Hi->aRegs[i].au32[0]);
3268 }
3269 }
3270 else
3271 for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
3272 pHlp->pfnPrintf(pHlp,
3273 i & 1
3274 ? "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32\n"
3275 : "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32 ",
3276 pszPrefix, i, i < 10 ? " " : "",
3277 pFpuCtx->aXMM[i].au32[3],
3278 pFpuCtx->aXMM[i].au32[2],
3279 pFpuCtx->aXMM[i].au32[1],
3280 pFpuCtx->aXMM[i].au32[0]);
3281
3282 if (pCtx->fXStateMask & XSAVE_C_OPMASK)
3283 {
3284 PCX86XSAVEOPMASK pOpMask = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_OPMASK_BIT, PCX86XSAVEOPMASK);
3285 for (unsigned i = 0; i < RT_ELEMENTS(pOpMask->aKRegs); i += 4)
3286 pHlp->pfnPrintf(pHlp, "%sK%u=%016RX64 %sK%u=%016RX64 %sK%u=%016RX64 %sK%u=%016RX64\n",
3287 pszPrefix, i + 0, pOpMask->aKRegs[i + 0],
3288 pszPrefix, i + 1, pOpMask->aKRegs[i + 1],
3289 pszPrefix, i + 2, pOpMask->aKRegs[i + 2],
3290 pszPrefix, i + 3, pOpMask->aKRegs[i + 3]);
3291 }
3292
3293 if (pCtx->fXStateMask & XSAVE_C_BNDREGS)
3294 {
3295 PCX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_BNDREGS_BIT, PCX86XSAVEBNDREGS);
3296 for (unsigned i = 0; i < RT_ELEMENTS(pBndRegs->aRegs); i += 2)
3297 pHlp->pfnPrintf(pHlp, "%sBNDREG%u=%016RX64/%016RX64 %sBNDREG%u=%016RX64/%016RX64\n",
3298 pszPrefix, i, pBndRegs->aRegs[i].uLowerBound, pBndRegs->aRegs[i].uUpperBound,
3299 pszPrefix, i + 1, pBndRegs->aRegs[i + 1].uLowerBound, pBndRegs->aRegs[i + 1].uUpperBound);
3300 }
3301
3302 if (pCtx->fXStateMask & XSAVE_C_BNDCSR)
3303 {
3304 PCX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_BNDCSR_BIT, PCX86XSAVEBNDCFG);
3305 pHlp->pfnPrintf(pHlp, "%sBNDCFG.CONFIG=%016RX64 %sBNDCFG.STATUS=%016RX64\n",
3306 pszPrefix, pBndCfg->fConfig, pszPrefix, pBndCfg->fStatus);
3307 }
3308
3309 for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->au32RsrvdRest); i++)
3310 if (pFpuCtx->au32RsrvdRest[i])
3311 pHlp->pfnPrintf(pHlp, "%sRsrvdRest[%u]=%RX32 (offset=%#x)\n",
3312 pszPrefix, i, pFpuCtx->au32RsrvdRest[i], RT_UOFFSETOF_DYN(X86FXSTATE, au32RsrvdRest[i]) );
3313 }
3314
3315 pHlp->pfnPrintf(pHlp,
3316 "%sEFER =%016RX64\n"
3317 "%sPAT =%016RX64\n"
3318 "%sSTAR =%016RX64\n"
3319 "%sCSTAR =%016RX64\n"
3320 "%sLSTAR =%016RX64\n"
3321 "%sSFMASK =%016RX64\n"
3322 "%sKERNELGSBASE =%016RX64\n",
3323 pszPrefix, pCtx->msrEFER,
3324 pszPrefix, pCtx->msrPAT,
3325 pszPrefix, pCtx->msrSTAR,
3326 pszPrefix, pCtx->msrCSTAR,
3327 pszPrefix, pCtx->msrLSTAR,
3328 pszPrefix, pCtx->msrSFMASK,
3329 pszPrefix, pCtx->msrKERNELGSBASE);
3330
3331 if (CPUMIsGuestInPAEModeEx(pCtx))
3332 for (unsigned i = 0; i < RT_ELEMENTS(pCtx->aPaePdpes); i++)
3333 pHlp->pfnPrintf(pHlp, "%sPAE PDPTE %u =%016RX64\n", pszPrefix, i, pCtx->aPaePdpes[i]);
3334 break;
3335 }
3336}
3337
3338
3339/**
3340 * Display all cpu states and any other cpum info.
3341 *
3342 * @param pVM The cross context VM structure.
3343 * @param pHlp The info helper functions.
3344 * @param pszArgs Arguments, ignored.
3345 */
3346static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3347{
3348 cpumR3InfoGuest(pVM, pHlp, pszArgs);
3349 cpumR3InfoGuestInstr(pVM, pHlp, pszArgs);
3350 cpumR3InfoGuestHwvirt(pVM, pHlp, pszArgs);
3351 cpumR3InfoHyper(pVM, pHlp, pszArgs);
3352 cpumR3InfoHost(pVM, pHlp, pszArgs);
3353}
3354
3355
3356/**
3357 * Parses the info argument.
3358 *
3359 * The argument starts with 'verbose', 'terse' or 'default' and then
3360 * continues with the comment string.
3361 *
3362 * @param pszArgs The pointer to the argument string.
3363 * @param penmType Where to store the dump type request.
3364 * @param ppszComment Where to store the pointer to the comment string.
3365 */
3366static void cpumR3InfoParseArg(const char *pszArgs, CPUMDUMPTYPE *penmType, const char **ppszComment)
3367{
3368 if (!pszArgs)
3369 {
3370 *penmType = CPUMDUMPTYPE_DEFAULT;
3371 *ppszComment = "";
3372 }
3373 else
3374 {
3375 if (!strncmp(pszArgs, RT_STR_TUPLE("verbose")))
3376 {
3377 pszArgs += 7;
3378 *penmType = CPUMDUMPTYPE_VERBOSE;
3379 }
3380 else if (!strncmp(pszArgs, RT_STR_TUPLE("terse")))
3381 {
3382 pszArgs += 5;
3383 *penmType = CPUMDUMPTYPE_TERSE;
3384 }
3385 else if (!strncmp(pszArgs, RT_STR_TUPLE("default")))
3386 {
3387 pszArgs += 7;
3388 *penmType = CPUMDUMPTYPE_DEFAULT;
3389 }
3390 else
3391 *penmType = CPUMDUMPTYPE_DEFAULT;
3392 *ppszComment = RTStrStripL(pszArgs);
3393 }
3394}
3395
3396
3397/**
3398 * Display the guest cpu state.
3399 *
3400 * @param pVM The cross context VM structure.
3401 * @param pHlp The info helper functions.
3402 * @param pszArgs Arguments.
3403 */
3404static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3405{
3406 CPUMDUMPTYPE enmType;
3407 const char *pszComment;
3408 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
3409
3410 PVMCPU pVCpu = VMMGetCpu(pVM);
3411 if (!pVCpu)
3412 pVCpu = pVM->apCpusR3[0];
3413
3414 pHlp->pfnPrintf(pHlp, "Guest CPUM (VCPU %d) state: %s\n", pVCpu->idCpu, pszComment);
3415
3416 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
3417 cpumR3InfoOne(pVM, pCtx, CPUMCTX2CORE(pCtx), pHlp, enmType, "");
3418}
3419
3420
3421/**
3422 * Displays an SVM VMCB control area.
3423 *
3424 * @param pHlp The info helper functions.
3425 * @param pVmcbCtrl Pointer to a SVM VMCB controls area.
3426 * @param pszPrefix Caller specified string prefix.
3427 */
3428static void cpumR3InfoSvmVmcbCtrl(PCDBGFINFOHLP pHlp, PCSVMVMCBCTRL pVmcbCtrl, const char *pszPrefix)
3429{
3430 AssertReturnVoid(pHlp);
3431 AssertReturnVoid(pVmcbCtrl);
3432
3433 pHlp->pfnPrintf(pHlp, "%sCRX-read intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptRdCRx);
3434 pHlp->pfnPrintf(pHlp, "%sCRX-write intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptWrCRx);
3435 pHlp->pfnPrintf(pHlp, "%sDRX-read intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptRdDRx);
3436 pHlp->pfnPrintf(pHlp, "%sDRX-write intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptWrDRx);
3437 pHlp->pfnPrintf(pHlp, "%sException intercepts = %#RX32\n", pszPrefix, pVmcbCtrl->u32InterceptXcpt);
3438 pHlp->pfnPrintf(pHlp, "%sControl intercepts = %#RX64\n", pszPrefix, pVmcbCtrl->u64InterceptCtrl);
3439 pHlp->pfnPrintf(pHlp, "%sPause-filter threshold = %#RX16\n", pszPrefix, pVmcbCtrl->u16PauseFilterThreshold);
3440 pHlp->pfnPrintf(pHlp, "%sPause-filter count = %#RX16\n", pszPrefix, pVmcbCtrl->u16PauseFilterCount);
3441 pHlp->pfnPrintf(pHlp, "%sIOPM bitmap physaddr = %#RX64\n", pszPrefix, pVmcbCtrl->u64IOPMPhysAddr);
3442 pHlp->pfnPrintf(pHlp, "%sMSRPM bitmap physaddr = %#RX64\n", pszPrefix, pVmcbCtrl->u64MSRPMPhysAddr);
3443 pHlp->pfnPrintf(pHlp, "%sTSC offset = %#RX64\n", pszPrefix, pVmcbCtrl->u64TSCOffset);
3444 pHlp->pfnPrintf(pHlp, "%sTLB Control\n", pszPrefix);
3445 pHlp->pfnPrintf(pHlp, " %sASID = %#RX32\n", pszPrefix, pVmcbCtrl->TLBCtrl.n.u32ASID);
3446 pHlp->pfnPrintf(pHlp, " %sTLB-flush type = %u\n", pszPrefix, pVmcbCtrl->TLBCtrl.n.u8TLBFlush);
3447 pHlp->pfnPrintf(pHlp, "%sInterrupt Control\n", pszPrefix);
3448 pHlp->pfnPrintf(pHlp, " %sVTPR = %#RX8 (%u)\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u8VTPR, pVmcbCtrl->IntCtrl.n.u8VTPR);
3449 pHlp->pfnPrintf(pHlp, " %sVIRQ (Pending) = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VIrqPending);
3450 pHlp->pfnPrintf(pHlp, " %sVINTR vector = %#RX8\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u8VIntrVector);
3451 pHlp->pfnPrintf(pHlp, " %sVGIF = %u\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VGif);
3452 pHlp->pfnPrintf(pHlp, " %sVINTR priority = %#RX8\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u4VIntrPrio);
3453 pHlp->pfnPrintf(pHlp, " %sIgnore TPR = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1IgnoreTPR);
3454 pHlp->pfnPrintf(pHlp, " %sVINTR masking = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VIntrMasking);
3455 pHlp->pfnPrintf(pHlp, " %sVGIF enable = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VGifEnable);
3456 pHlp->pfnPrintf(pHlp, " %sAVIC enable = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1AvicEnable);
3457 pHlp->pfnPrintf(pHlp, "%sInterrupt Shadow\n", pszPrefix);
3458 pHlp->pfnPrintf(pHlp, " %sInterrupt shadow = %RTbool\n", pszPrefix, pVmcbCtrl->IntShadow.n.u1IntShadow);
3459 pHlp->pfnPrintf(pHlp, " %sGuest-interrupt Mask = %RTbool\n", pszPrefix, pVmcbCtrl->IntShadow.n.u1GuestIntMask);
3460 pHlp->pfnPrintf(pHlp, "%sExit Code = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitCode);
3461 pHlp->pfnPrintf(pHlp, "%sEXITINFO1 = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitInfo1);
3462 pHlp->pfnPrintf(pHlp, "%sEXITINFO2 = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitInfo2);
3463 pHlp->pfnPrintf(pHlp, "%sExit Interrupt Info\n", pszPrefix);
3464 pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u1Valid);
3465 pHlp->pfnPrintf(pHlp, " %sVector = %#RX8 (%u)\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u8Vector, pVmcbCtrl->ExitIntInfo.n.u8Vector);
3466 pHlp->pfnPrintf(pHlp, " %sType = %u\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u3Type);
3467 pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u1ErrorCodeValid);
3468 pHlp->pfnPrintf(pHlp, " %sError-code = %#RX32\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u32ErrorCode);
3469 pHlp->pfnPrintf(pHlp, "%sNested paging and SEV\n", pszPrefix);
3470 pHlp->pfnPrintf(pHlp, " %sNested paging = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1NestedPaging);
3471 pHlp->pfnPrintf(pHlp, " %sSEV (Secure Encrypted VM) = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1Sev);
3472 pHlp->pfnPrintf(pHlp, " %sSEV-ES (Encrypted State) = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1SevEs);
3473 pHlp->pfnPrintf(pHlp, "%sEvent Inject\n", pszPrefix);
3474 pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, pVmcbCtrl->EventInject.n.u1Valid);
3475 pHlp->pfnPrintf(pHlp, " %sVector = %#RX32 (%u)\n", pszPrefix, pVmcbCtrl->EventInject.n.u8Vector, pVmcbCtrl->EventInject.n.u8Vector);
3476 pHlp->pfnPrintf(pHlp, " %sType = %u\n", pszPrefix, pVmcbCtrl->EventInject.n.u3Type);
3477 pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, pVmcbCtrl->EventInject.n.u1ErrorCodeValid);
3478 pHlp->pfnPrintf(pHlp, " %sError-code = %#RX32\n", pszPrefix, pVmcbCtrl->EventInject.n.u32ErrorCode);
3479 pHlp->pfnPrintf(pHlp, "%sNested-paging CR3 = %#RX64\n", pszPrefix, pVmcbCtrl->u64NestedPagingCR3);
3480 pHlp->pfnPrintf(pHlp, "%sLBR Virtualization\n", pszPrefix);
3481 pHlp->pfnPrintf(pHlp, " %sLBR virt = %RTbool\n", pszPrefix, pVmcbCtrl->LbrVirt.n.u1LbrVirt);
3482 pHlp->pfnPrintf(pHlp, " %sVirt. VMSAVE/VMLOAD = %RTbool\n", pszPrefix, pVmcbCtrl->LbrVirt.n.u1VirtVmsaveVmload);
3483 pHlp->pfnPrintf(pHlp, "%sVMCB Clean Bits = %#RX32\n", pszPrefix, pVmcbCtrl->u32VmcbCleanBits);
3484 pHlp->pfnPrintf(pHlp, "%sNext-RIP = %#RX64\n", pszPrefix, pVmcbCtrl->u64NextRIP);
3485 pHlp->pfnPrintf(pHlp, "%sInstruction bytes fetched = %u\n", pszPrefix, pVmcbCtrl->cbInstrFetched);
3486 pHlp->pfnPrintf(pHlp, "%sInstruction bytes = %.*Rhxs\n", pszPrefix, sizeof(pVmcbCtrl->abInstr), pVmcbCtrl->abInstr);
3487 pHlp->pfnPrintf(pHlp, "%sAVIC\n", pszPrefix);
3488 pHlp->pfnPrintf(pHlp, " %sBar addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicBar.n.u40Addr);
3489 pHlp->pfnPrintf(pHlp, " %sBacking page addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicBackingPagePtr.n.u40Addr);
3490 pHlp->pfnPrintf(pHlp, " %sLogical table addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicLogicalTablePtr.n.u40Addr);
3491 pHlp->pfnPrintf(pHlp, " %sPhysical table addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicPhysicalTablePtr.n.u40Addr);
3492 pHlp->pfnPrintf(pHlp, " %sLast guest core Id = %u\n", pszPrefix, pVmcbCtrl->AvicPhysicalTablePtr.n.u8LastGuestCoreId);
3493}
3494
3495
3496/**
3497 * Helper for dumping the SVM VMCB selector registers.
3498 *
3499 * @param pHlp The info helper functions.
3500 * @param pSel Pointer to the SVM selector register.
3501 * @param pszName Name of the selector.
3502 * @param pszPrefix Caller specified string prefix.
3503 */
3504DECLINLINE(void) cpumR3InfoSvmVmcbSelReg(PCDBGFINFOHLP pHlp, PCSVMSELREG pSel, const char *pszName, const char *pszPrefix)
3505{
3506 /* The string width of 4 used below is to handle 'LDTR'. Change later if longer register names are used. */
3507 pHlp->pfnPrintf(pHlp, "%s%-4s = {%04x base=%016RX64 limit=%08x flags=%04x}\n", pszPrefix,
3508 pszName, pSel->u16Sel, pSel->u64Base, pSel->u32Limit, pSel->u16Attr);
3509}
3510
3511
3512/**
3513 * Helper for dumping the SVM VMCB GDTR/IDTR registers.
3514 *
3515 * @param pHlp The info helper functions.
3516 * @param pXdtr Pointer to the descriptor table register.
3517 * @param pszName Name of the descriptor table register.
3518 * @param pszPrefix Caller specified string prefix.
3519 */
3520DECLINLINE(void) cpumR3InfoSvmVmcbXdtr(PCDBGFINFOHLP pHlp, PCSVMXDTR pXdtr, const char *pszName, const char *pszPrefix)
3521{
3522 /* The string width of 4 used below is to cover 'GDTR', 'IDTR'. Change later if longer register names are used. */
3523 pHlp->pfnPrintf(pHlp, "%s%-4s = %016RX64:%04x\n", pszPrefix, pszName, pXdtr->u64Base, pXdtr->u32Limit);
3524}
3525
3526
3527/**
3528 * Displays an SVM VMCB state-save area.
3529 *
3530 * @param pHlp The info helper functions.
3531 * @param pVmcbStateSave Pointer to a SVM VMCB controls area.
3532 * @param pszPrefix Caller specified string prefix.
3533 */
3534static void cpumR3InfoSvmVmcbStateSave(PCDBGFINFOHLP pHlp, PCSVMVMCBSTATESAVE pVmcbStateSave, const char *pszPrefix)
3535{
3536 AssertReturnVoid(pHlp);
3537 AssertReturnVoid(pVmcbStateSave);
3538
3539 char szEFlags[80];
3540 cpumR3InfoFormatFlags(&szEFlags[0], pVmcbStateSave->u64RFlags);
3541
3542 cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->CS, "CS", pszPrefix);
3543 cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->SS, "SS", pszPrefix);
3544 cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->ES, "ES", pszPrefix);
3545 cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->DS, "DS", pszPrefix);
3546 cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->FS, "FS", pszPrefix);
3547 cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->GS, "GS", pszPrefix);
3548 cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->LDTR, "LDTR", pszPrefix);
3549 cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->TR, "TR", pszPrefix);
3550 cpumR3InfoSvmVmcbXdtr(pHlp, &pVmcbStateSave->GDTR, "GDTR", pszPrefix);
3551 cpumR3InfoSvmVmcbXdtr(pHlp, &pVmcbStateSave->IDTR, "IDTR", pszPrefix);
3552 pHlp->pfnPrintf(pHlp, "%sCPL = %u\n", pszPrefix, pVmcbStateSave->u8CPL);
3553 pHlp->pfnPrintf(pHlp, "%sEFER = %#RX64\n", pszPrefix, pVmcbStateSave->u64EFER);
3554 pHlp->pfnPrintf(pHlp, "%sCR4 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR4);
3555 pHlp->pfnPrintf(pHlp, "%sCR3 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR3);
3556 pHlp->pfnPrintf(pHlp, "%sCR0 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR0);
3557 pHlp->pfnPrintf(pHlp, "%sDR7 = %#RX64\n", pszPrefix, pVmcbStateSave->u64DR7);
3558 pHlp->pfnPrintf(pHlp, "%sDR6 = %#RX64\n", pszPrefix, pVmcbStateSave->u64DR6);
3559 pHlp->pfnPrintf(pHlp, "%sRFLAGS = %#RX64 %31s\n", pszPrefix, pVmcbStateSave->u64RFlags, szEFlags);
3560 pHlp->pfnPrintf(pHlp, "%sRIP = %#RX64\n", pszPrefix, pVmcbStateSave->u64RIP);
3561 pHlp->pfnPrintf(pHlp, "%sRSP = %#RX64\n", pszPrefix, pVmcbStateSave->u64RSP);
3562 pHlp->pfnPrintf(pHlp, "%sRAX = %#RX64\n", pszPrefix, pVmcbStateSave->u64RAX);
3563 pHlp->pfnPrintf(pHlp, "%sSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64STAR);
3564 pHlp->pfnPrintf(pHlp, "%sLSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64LSTAR);
3565 pHlp->pfnPrintf(pHlp, "%sCSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64CSTAR);
3566 pHlp->pfnPrintf(pHlp, "%sSFMASK = %#RX64\n", pszPrefix, pVmcbStateSave->u64SFMASK);
3567 pHlp->pfnPrintf(pHlp, "%sKERNELGSBASE = %#RX64\n", pszPrefix, pVmcbStateSave->u64KernelGSBase);
3568 pHlp->pfnPrintf(pHlp, "%sSysEnter CS = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterCS);
3569 pHlp->pfnPrintf(pHlp, "%sSysEnter EIP = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterEIP);
3570 pHlp->pfnPrintf(pHlp, "%sSysEnter ESP = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterESP);
3571 pHlp->pfnPrintf(pHlp, "%sCR2 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR2);
3572 pHlp->pfnPrintf(pHlp, "%sPAT = %#RX64\n", pszPrefix, pVmcbStateSave->u64PAT);
3573 pHlp->pfnPrintf(pHlp, "%sDBGCTL = %#RX64\n", pszPrefix, pVmcbStateSave->u64DBGCTL);
3574 pHlp->pfnPrintf(pHlp, "%sBR_FROM = %#RX64\n", pszPrefix, pVmcbStateSave->u64BR_FROM);
3575 pHlp->pfnPrintf(pHlp, "%sBR_TO = %#RX64\n", pszPrefix, pVmcbStateSave->u64BR_TO);
3576 pHlp->pfnPrintf(pHlp, "%sLASTXCPT_FROM = %#RX64\n", pszPrefix, pVmcbStateSave->u64LASTEXCPFROM);
3577 pHlp->pfnPrintf(pHlp, "%sLASTXCPT_TO = %#RX64\n", pszPrefix, pVmcbStateSave->u64LASTEXCPTO);
3578}
3579
3580
3581/**
3582 * Displays a virtual-VMCS.
3583 *
3584 * @param pVCpu The cross context virtual CPU structure.
3585 * @param pHlp The info helper functions.
3586 * @param pVmcs Pointer to a virtual VMCS.
3587 * @param pszPrefix Caller specified string prefix.
3588 */
3589static void cpumR3InfoVmxVmcs(PVMCPU pVCpu, PCDBGFINFOHLP pHlp, PCVMXVVMCS pVmcs, const char *pszPrefix)
3590{
3591 AssertReturnVoid(pHlp);
3592 AssertReturnVoid(pVmcs);
3593
3594 /* The string width of -4 used in the macros below to cover 'LDTR', 'GDTR', 'IDTR. */
3595#define CPUMVMX_DUMP_HOST_XDTR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
3596 do { \
3597 (a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {base=%016RX64}\n", \
3598 (a_pszPrefix), (a_SegName), (a_pVmcs)->u64Host##a_Seg##Base.u); \
3599 } while (0)
3600
3601#define CPUMVMX_DUMP_HOST_FS_GS_TR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
3602 do { \
3603 (a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {%04x base=%016RX64}\n", \
3604 (a_pszPrefix), (a_SegName), (a_pVmcs)->Host##a_Seg, (a_pVmcs)->u64Host##a_Seg##Base.u); \
3605 } while (0)
3606
3607#define CPUMVMX_DUMP_GUEST_SEGREG(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
3608 do { \
3609 (a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {%04x base=%016RX64 limit=%08x flags=%04x}\n", \
3610 (a_pszPrefix), (a_SegName), (a_pVmcs)->Guest##a_Seg, (a_pVmcs)->u64Guest##a_Seg##Base.u, \
3611 (a_pVmcs)->u32Guest##a_Seg##Limit, (a_pVmcs)->u32Guest##a_Seg##Attr); \
3612 } while (0)
3613
3614#define CPUMVMX_DUMP_GUEST_XDTR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
3615 do { \
3616 (a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {base=%016RX64 limit=%08x}\n", \
3617 (a_pszPrefix), (a_SegName), (a_pVmcs)->u64Guest##a_Seg##Base.u, (a_pVmcs)->u32Guest##a_Seg##Limit); \
3618 } while (0)
3619
3620 /* Header. */
3621 {
3622 pHlp->pfnPrintf(pHlp, "%sHeader:\n", pszPrefix);
3623 pHlp->pfnPrintf(pHlp, " %sVMCS revision id = %#RX32\n", pszPrefix, pVmcs->u32VmcsRevId);
3624 pHlp->pfnPrintf(pHlp, " %sVMX-abort id = %#RX32 (%s)\n", pszPrefix, pVmcs->enmVmxAbort, VMXGetAbortDesc(pVmcs->enmVmxAbort));
3625 pHlp->pfnPrintf(pHlp, " %sVMCS state = %#x (%s)\n", pszPrefix, pVmcs->fVmcsState, VMXGetVmcsStateDesc(pVmcs->fVmcsState));
3626 }
3627
3628 /* Control fields. */
3629 {
3630 /* 16-bit. */
3631 pHlp->pfnPrintf(pHlp, "%sControl:\n", pszPrefix);
3632 pHlp->pfnPrintf(pHlp, " %sVPID = %#RX16\n", pszPrefix, pVmcs->u16Vpid);
3633 pHlp->pfnPrintf(pHlp, " %sPosted intr notify vector = %#RX16\n", pszPrefix, pVmcs->u16PostIntNotifyVector);
3634 pHlp->pfnPrintf(pHlp, " %sEPTP index = %#RX16\n", pszPrefix, pVmcs->u16EptpIndex);
3635
3636 /* 32-bit. */
3637 pHlp->pfnPrintf(pHlp, " %sPin ctls = %#RX32\n", pszPrefix, pVmcs->u32PinCtls);
3638 pHlp->pfnPrintf(pHlp, " %sProcessor ctls = %#RX32\n", pszPrefix, pVmcs->u32ProcCtls);
3639 pHlp->pfnPrintf(pHlp, " %sSecondary processor ctls = %#RX32\n", pszPrefix, pVmcs->u32ProcCtls2);
3640 pHlp->pfnPrintf(pHlp, " %sVM-exit ctls = %#RX32\n", pszPrefix, pVmcs->u32ExitCtls);
3641 pHlp->pfnPrintf(pHlp, " %sVM-entry ctls = %#RX32\n", pszPrefix, pVmcs->u32EntryCtls);
3642 pHlp->pfnPrintf(pHlp, " %sException bitmap = %#RX32\n", pszPrefix, pVmcs->u32XcptBitmap);
3643 pHlp->pfnPrintf(pHlp, " %sPage-fault mask = %#RX32\n", pszPrefix, pVmcs->u32XcptPFMask);
3644 pHlp->pfnPrintf(pHlp, " %sPage-fault match = %#RX32\n", pszPrefix, pVmcs->u32XcptPFMatch);
3645 pHlp->pfnPrintf(pHlp, " %sCR3-target count = %RU32\n", pszPrefix, pVmcs->u32Cr3TargetCount);
3646 pHlp->pfnPrintf(pHlp, " %sVM-exit MSR store count = %RU32\n", pszPrefix, pVmcs->u32ExitMsrStoreCount);
3647 pHlp->pfnPrintf(pHlp, " %sVM-exit MSR load count = %RU32\n", pszPrefix, pVmcs->u32ExitMsrLoadCount);
3648 pHlp->pfnPrintf(pHlp, " %sVM-entry MSR load count = %RU32\n", pszPrefix, pVmcs->u32EntryMsrLoadCount);
3649 pHlp->pfnPrintf(pHlp, " %sVM-entry interruption info = %#RX32\n", pszPrefix, pVmcs->u32EntryIntInfo);
3650 {
3651 uint32_t const fInfo = pVmcs->u32EntryIntInfo;
3652 uint8_t const uType = VMX_ENTRY_INT_INFO_TYPE(fInfo);
3653 pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_VALID(fInfo));
3654 pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetEntryIntInfoTypeDesc(uType));
3655 pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_ENTRY_INT_INFO_VECTOR(fInfo));
3656 pHlp->pfnPrintf(pHlp, " %sNMI-unblocking-IRET = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_NMI_UNBLOCK_IRET(fInfo));
3657 pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_ERROR_CODE_VALID(fInfo));
3658 }
3659 pHlp->pfnPrintf(pHlp, " %sVM-entry xcpt error-code = %#RX32\n", pszPrefix, pVmcs->u32EntryXcptErrCode);
3660 pHlp->pfnPrintf(pHlp, " %sVM-entry instr length = %u byte(s)\n", pszPrefix, pVmcs->u32EntryInstrLen);
3661 pHlp->pfnPrintf(pHlp, " %sTPR threshold = %#RX32\n", pszPrefix, pVmcs->u32TprThreshold);
3662 pHlp->pfnPrintf(pHlp, " %sPLE gap = %#RX32\n", pszPrefix, pVmcs->u32PleGap);
3663 pHlp->pfnPrintf(pHlp, " %sPLE window = %#RX32\n", pszPrefix, pVmcs->u32PleWindow);
3664
3665 /* 64-bit. */
3666 pHlp->pfnPrintf(pHlp, " %sIO-bitmap A addr = %#RX64\n", pszPrefix, pVmcs->u64AddrIoBitmapA.u);
3667 pHlp->pfnPrintf(pHlp, " %sIO-bitmap B addr = %#RX64\n", pszPrefix, pVmcs->u64AddrIoBitmapB.u);
3668 pHlp->pfnPrintf(pHlp, " %sMSR-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrMsrBitmap.u);
3669 pHlp->pfnPrintf(pHlp, " %sVM-exit MSR store addr = %#RX64\n", pszPrefix, pVmcs->u64AddrExitMsrStore.u);
3670 pHlp->pfnPrintf(pHlp, " %sVM-exit MSR load addr = %#RX64\n", pszPrefix, pVmcs->u64AddrExitMsrLoad.u);
3671 pHlp->pfnPrintf(pHlp, " %sVM-entry MSR load addr = %#RX64\n", pszPrefix, pVmcs->u64AddrEntryMsrLoad.u);
3672 pHlp->pfnPrintf(pHlp, " %sExecutive VMCS ptr = %#RX64\n", pszPrefix, pVmcs->u64ExecVmcsPtr.u);
3673 pHlp->pfnPrintf(pHlp, " %sPML addr = %#RX64\n", pszPrefix, pVmcs->u64AddrPml.u);
3674 pHlp->pfnPrintf(pHlp, " %sTSC offset = %#RX64\n", pszPrefix, pVmcs->u64TscOffset.u);
3675 pHlp->pfnPrintf(pHlp, " %sVirtual-APIC addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVirtApic.u);
3676 pHlp->pfnPrintf(pHlp, " %sAPIC-access addr = %#RX64\n", pszPrefix, pVmcs->u64AddrApicAccess.u);
3677 pHlp->pfnPrintf(pHlp, " %sPosted-intr desc addr = %#RX64\n", pszPrefix, pVmcs->u64AddrPostedIntDesc.u);
3678 pHlp->pfnPrintf(pHlp, " %sVM-functions control = %#RX64\n", pszPrefix, pVmcs->u64VmFuncCtls.u);
3679 pHlp->pfnPrintf(pHlp, " %sEPTP ptr = %#RX64\n", pszPrefix, pVmcs->u64EptpPtr.u);
3680 pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 0 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap0.u);
3681 pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 1 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap1.u);
3682 pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 2 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap2.u);
3683 pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 3 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap3.u);
3684 pHlp->pfnPrintf(pHlp, " %sEPTP-list addr = %#RX64\n", pszPrefix, pVmcs->u64AddrEptpList.u);
3685 pHlp->pfnPrintf(pHlp, " %sVMREAD-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVmreadBitmap.u);
3686 pHlp->pfnPrintf(pHlp, " %sVMWRITE-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVmwriteBitmap.u);
3687 pHlp->pfnPrintf(pHlp, " %sVirt-Xcpt info addr = %#RX64\n", pszPrefix, pVmcs->u64AddrXcptVeInfo.u);
3688 pHlp->pfnPrintf(pHlp, " %sXSS-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64XssExitBitmap.u);
3689 pHlp->pfnPrintf(pHlp, " %sENCLS-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64EnclsExitBitmap.u);
3690 pHlp->pfnPrintf(pHlp, " %sSPP-table ptr = %#RX64\n", pszPrefix, pVmcs->u64SppTablePtr.u);
3691 pHlp->pfnPrintf(pHlp, " %sTSC multiplier = %#RX64\n", pszPrefix, pVmcs->u64TscMultiplier.u);
3692 pHlp->pfnPrintf(pHlp, " %sTertiary processor ctls = %#RX64\n", pszPrefix, pVmcs->u64ProcCtls3.u);
3693 pHlp->pfnPrintf(pHlp, " %sENCLV-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64EnclvExitBitmap.u);
3694
3695 /* Natural width. */
3696 pHlp->pfnPrintf(pHlp, " %sCR0 guest/host mask = %#RX64\n", pszPrefix, pVmcs->u64Cr0Mask.u);
3697 pHlp->pfnPrintf(pHlp, " %sCR4 guest/host mask = %#RX64\n", pszPrefix, pVmcs->u64Cr4Mask.u);
3698 pHlp->pfnPrintf(pHlp, " %sCR0 read shadow = %#RX64\n", pszPrefix, pVmcs->u64Cr0ReadShadow.u);
3699 pHlp->pfnPrintf(pHlp, " %sCR4 read shadow = %#RX64\n", pszPrefix, pVmcs->u64Cr4ReadShadow.u);
3700 pHlp->pfnPrintf(pHlp, " %sCR3-target 0 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target0.u);
3701 pHlp->pfnPrintf(pHlp, " %sCR3-target 1 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target1.u);
3702 pHlp->pfnPrintf(pHlp, " %sCR3-target 2 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target2.u);
3703 pHlp->pfnPrintf(pHlp, " %sCR3-target 3 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target3.u);
3704 }
3705
3706 /* Guest state. */
3707 {
3708 char szEFlags[80];
3709 cpumR3InfoFormatFlags(&szEFlags[0], pVmcs->u64GuestRFlags.u);
3710 pHlp->pfnPrintf(pHlp, "%sGuest state:\n", pszPrefix);
3711
3712 /* 16-bit. */
3713 CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Cs, "CS", pszPrefix);
3714 CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ss, "SS", pszPrefix);
3715 CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Es, "ES", pszPrefix);
3716 CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ds, "DS", pszPrefix);
3717 CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Fs, "FS", pszPrefix);
3718 CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Gs, "GS", pszPrefix);
3719 CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ldtr, "LDTR", pszPrefix);
3720 CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Tr, "TR", pszPrefix);
3721 CPUMVMX_DUMP_GUEST_XDTR(pHlp, pVmcs, Gdtr, "GDTR", pszPrefix);
3722 CPUMVMX_DUMP_GUEST_XDTR(pHlp, pVmcs, Idtr, "IDTR", pszPrefix);
3723 pHlp->pfnPrintf(pHlp, " %sInterrupt status = %#RX16\n", pszPrefix, pVmcs->u16GuestIntStatus);
3724 pHlp->pfnPrintf(pHlp, " %sPML index = %#RX16\n", pszPrefix, pVmcs->u16PmlIndex);
3725
3726 /* 32-bit. */
3727 pHlp->pfnPrintf(pHlp, " %sInterruptibility state = %#RX32\n", pszPrefix, pVmcs->u32GuestIntrState);
3728 pHlp->pfnPrintf(pHlp, " %sActivity state = %#RX32\n", pszPrefix, pVmcs->u32GuestActivityState);
3729 pHlp->pfnPrintf(pHlp, " %sSMBASE = %#RX32\n", pszPrefix, pVmcs->u32GuestSmBase);
3730 pHlp->pfnPrintf(pHlp, " %sSysEnter CS = %#RX32\n", pszPrefix, pVmcs->u32GuestSysenterCS);
3731 pHlp->pfnPrintf(pHlp, " %sVMX-preemption timer value = %#RX32\n", pszPrefix, pVmcs->u32PreemptTimer);
3732
3733 /* 64-bit. */
3734 pHlp->pfnPrintf(pHlp, " %sVMCS link ptr = %#RX64\n", pszPrefix, pVmcs->u64VmcsLinkPtr.u);
3735 pHlp->pfnPrintf(pHlp, " %sDBGCTL = %#RX64\n", pszPrefix, pVmcs->u64GuestDebugCtlMsr.u);
3736 pHlp->pfnPrintf(pHlp, " %sPAT = %#RX64\n", pszPrefix, pVmcs->u64GuestPatMsr.u);
3737 pHlp->pfnPrintf(pHlp, " %sEFER = %#RX64\n", pszPrefix, pVmcs->u64GuestEferMsr.u);
3738 pHlp->pfnPrintf(pHlp, " %sPERFGLOBALCTRL = %#RX64\n", pszPrefix, pVmcs->u64GuestPerfGlobalCtlMsr.u);
3739 pHlp->pfnPrintf(pHlp, " %sPDPTE 0 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte0.u);
3740 pHlp->pfnPrintf(pHlp, " %sPDPTE 1 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte1.u);
3741 pHlp->pfnPrintf(pHlp, " %sPDPTE 2 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte2.u);
3742 pHlp->pfnPrintf(pHlp, " %sPDPTE 3 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte3.u);
3743 pHlp->pfnPrintf(pHlp, " %sBNDCFGS = %#RX64\n", pszPrefix, pVmcs->u64GuestBndcfgsMsr.u);
3744 pHlp->pfnPrintf(pHlp, " %sRTIT_CTL = %#RX64\n", pszPrefix, pVmcs->u64GuestRtitCtlMsr.u);
3745 pHlp->pfnPrintf(pHlp, " %sPKRS = %#RX64\n", pszPrefix, pVmcs->u64GuestPkrsMsr.u);
3746
3747 /* Natural width. */
3748 pHlp->pfnPrintf(pHlp, " %sCR0 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr0.u);
3749 pHlp->pfnPrintf(pHlp, " %sCR3 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr3.u);
3750 pHlp->pfnPrintf(pHlp, " %sCR4 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr4.u);
3751 pHlp->pfnPrintf(pHlp, " %sDR7 = %#RX64\n", pszPrefix, pVmcs->u64GuestDr7.u);
3752 pHlp->pfnPrintf(pHlp, " %sRSP = %#RX64\n", pszPrefix, pVmcs->u64GuestRsp.u);
3753 pHlp->pfnPrintf(pHlp, " %sRIP = %#RX64\n", pszPrefix, pVmcs->u64GuestRip.u);
3754 pHlp->pfnPrintf(pHlp, " %sRFLAGS = %#RX64 %31s\n",pszPrefix, pVmcs->u64GuestRFlags.u, szEFlags);
3755 pHlp->pfnPrintf(pHlp, " %sPending debug xcpts = %#RX64\n", pszPrefix, pVmcs->u64GuestPendingDbgXcpts.u);
3756 pHlp->pfnPrintf(pHlp, " %sSysEnter ESP = %#RX64\n", pszPrefix, pVmcs->u64GuestSysenterEsp.u);
3757 pHlp->pfnPrintf(pHlp, " %sSysEnter EIP = %#RX64\n", pszPrefix, pVmcs->u64GuestSysenterEip.u);
3758 pHlp->pfnPrintf(pHlp, " %sS_CET = %#RX64\n", pszPrefix, pVmcs->u64GuestSCetMsr.u);
3759 pHlp->pfnPrintf(pHlp, " %sSSP = %#RX64\n", pszPrefix, pVmcs->u64GuestSsp.u);
3760 pHlp->pfnPrintf(pHlp, " %sINTERRUPT_SSP_TABLE_ADDR = %#RX64\n", pszPrefix, pVmcs->u64GuestIntrSspTableAddrMsr.u);
3761 }
3762
3763 /* Host state. */
3764 {
3765 pHlp->pfnPrintf(pHlp, "%sHost state:\n", pszPrefix);
3766
3767 /* 16-bit. */
3768 pHlp->pfnPrintf(pHlp, " %sCS = %#RX16\n", pszPrefix, pVmcs->HostCs);
3769 pHlp->pfnPrintf(pHlp, " %sSS = %#RX16\n", pszPrefix, pVmcs->HostSs);
3770 pHlp->pfnPrintf(pHlp, " %sDS = %#RX16\n", pszPrefix, pVmcs->HostDs);
3771 pHlp->pfnPrintf(pHlp, " %sES = %#RX16\n", pszPrefix, pVmcs->HostEs);
3772 CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Fs, "FS", pszPrefix);
3773 CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Gs, "GS", pszPrefix);
3774 CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Tr, "TR", pszPrefix);
3775 CPUMVMX_DUMP_HOST_XDTR(pHlp, pVmcs, Gdtr, "GDTR", pszPrefix);
3776 CPUMVMX_DUMP_HOST_XDTR(pHlp, pVmcs, Idtr, "IDTR", pszPrefix);
3777
3778 /* 32-bit. */
3779 pHlp->pfnPrintf(pHlp, " %sSysEnter CS = %#RX32\n", pszPrefix, pVmcs->u32HostSysenterCs);
3780
3781 /* 64-bit. */
3782 pHlp->pfnPrintf(pHlp, " %sEFER = %#RX64\n", pszPrefix, pVmcs->u64HostEferMsr.u);
3783 pHlp->pfnPrintf(pHlp, " %sPAT = %#RX64\n", pszPrefix, pVmcs->u64HostPatMsr.u);
3784 pHlp->pfnPrintf(pHlp, " %sPERFGLOBALCTRL = %#RX64\n", pszPrefix, pVmcs->u64HostPerfGlobalCtlMsr.u);
3785 pHlp->pfnPrintf(pHlp, " %sPKRS = %#RX64\n", pszPrefix, pVmcs->u64HostPkrsMsr.u);
3786
3787 /* Natural width. */
3788 pHlp->pfnPrintf(pHlp, " %sCR0 = %#RX64\n", pszPrefix, pVmcs->u64HostCr0.u);
3789 pHlp->pfnPrintf(pHlp, " %sCR3 = %#RX64\n", pszPrefix, pVmcs->u64HostCr3.u);
3790 pHlp->pfnPrintf(pHlp, " %sCR4 = %#RX64\n", pszPrefix, pVmcs->u64HostCr4.u);
3791 pHlp->pfnPrintf(pHlp, " %sSysEnter ESP = %#RX64\n", pszPrefix, pVmcs->u64HostSysenterEsp.u);
3792 pHlp->pfnPrintf(pHlp, " %sSysEnter EIP = %#RX64\n", pszPrefix, pVmcs->u64HostSysenterEip.u);
3793 pHlp->pfnPrintf(pHlp, " %sRSP = %#RX64\n", pszPrefix, pVmcs->u64HostRsp.u);
3794 pHlp->pfnPrintf(pHlp, " %sRIP = %#RX64\n", pszPrefix, pVmcs->u64HostRip.u);
3795 pHlp->pfnPrintf(pHlp, " %sS_CET = %#RX64\n", pszPrefix, pVmcs->u64HostSCetMsr.u);
3796 pHlp->pfnPrintf(pHlp, " %sSSP = %#RX64\n", pszPrefix, pVmcs->u64HostSsp.u);
3797 pHlp->pfnPrintf(pHlp, " %sINTERRUPT_SSP_TABLE_ADDR = %#RX64\n", pszPrefix, pVmcs->u64HostIntrSspTableAddrMsr.u);
3798
3799 }
3800
3801 /* Read-only fields. */
3802 {
3803 pHlp->pfnPrintf(pHlp, "%sRead-only data fields:\n", pszPrefix);
3804
3805 /* 16-bit (none currently). */
3806
3807 /* 32-bit. */
3808 pHlp->pfnPrintf(pHlp, " %sExit reason = %u (%s)\n", pszPrefix, pVmcs->u32RoExitReason, HMGetVmxExitName(pVmcs->u32RoExitReason));
3809 pHlp->pfnPrintf(pHlp, " %sExit qualification = %#RX64\n", pszPrefix, pVmcs->u64RoExitQual.u);
3810 pHlp->pfnPrintf(pHlp, " %sVM-instruction error = %#RX32\n", pszPrefix, pVmcs->u32RoVmInstrError);
3811 pHlp->pfnPrintf(pHlp, " %sVM-exit intr info = %#RX32\n", pszPrefix, pVmcs->u32RoExitIntInfo);
3812 {
3813 uint32_t const fInfo = pVmcs->u32RoExitIntInfo;
3814 uint8_t const uType = VMX_EXIT_INT_INFO_TYPE(fInfo);
3815 pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_VALID(fInfo));
3816 pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetExitIntInfoTypeDesc(uType));
3817 pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_EXIT_INT_INFO_VECTOR(fInfo));
3818 pHlp->pfnPrintf(pHlp, " %sNMI-unblocking-IRET = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_NMI_UNBLOCK_IRET(fInfo));
3819 pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_ERROR_CODE_VALID(fInfo));
3820 }
3821 pHlp->pfnPrintf(pHlp, " %sVM-exit intr error-code = %#RX32\n", pszPrefix, pVmcs->u32RoExitIntErrCode);
3822 pHlp->pfnPrintf(pHlp, " %sIDT-vectoring info = %#RX32\n", pszPrefix, pVmcs->u32RoIdtVectoringInfo);
3823 {
3824 uint32_t const fInfo = pVmcs->u32RoIdtVectoringInfo;
3825 uint8_t const uType = VMX_IDT_VECTORING_INFO_TYPE(fInfo);
3826 pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_IDT_VECTORING_INFO_IS_VALID(fInfo));
3827 pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetIdtVectoringInfoTypeDesc(uType));
3828 pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_IDT_VECTORING_INFO_VECTOR(fInfo));
3829 pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_IDT_VECTORING_INFO_IS_ERROR_CODE_VALID(fInfo));
3830 }
3831 pHlp->pfnPrintf(pHlp, " %sIDT-vectoring error-code = %#RX32\n", pszPrefix, pVmcs->u32RoIdtVectoringErrCode);
3832 pHlp->pfnPrintf(pHlp, " %sVM-exit instruction length = %u byte(s)\n", pszPrefix, pVmcs->u32RoExitInstrLen);
3833 pHlp->pfnPrintf(pHlp, " %sVM-exit instruction info = %#RX64\n", pszPrefix, pVmcs->u32RoExitInstrInfo);
3834
3835 /* 64-bit. */
3836 pHlp->pfnPrintf(pHlp, " %sGuest-physical addr = %#RX64\n", pszPrefix, pVmcs->u64RoGuestPhysAddr.u);
3837
3838 /* Natural width. */
3839 pHlp->pfnPrintf(pHlp, " %sI/O RCX = %#RX64\n", pszPrefix, pVmcs->u64RoIoRcx.u);
3840 pHlp->pfnPrintf(pHlp, " %sI/O RSI = %#RX64\n", pszPrefix, pVmcs->u64RoIoRsi.u);
3841 pHlp->pfnPrintf(pHlp, " %sI/O RDI = %#RX64\n", pszPrefix, pVmcs->u64RoIoRdi.u);
3842 pHlp->pfnPrintf(pHlp, " %sI/O RIP = %#RX64\n", pszPrefix, pVmcs->u64RoIoRip.u);
3843 pHlp->pfnPrintf(pHlp, " %sGuest-linear addr = %#RX64\n", pszPrefix, pVmcs->u64RoGuestLinearAddr.u);
3844 }
3845
3846#ifdef DEBUG_ramshankar
3847 if (pVmcs->u32ProcCtls & VMX_PROC_CTLS_USE_TPR_SHADOW)
3848 {
3849 void *pvPage = RTMemTmpAllocZ(VMX_V_VIRT_APIC_SIZE);
3850 Assert(pvPage);
3851 RTGCPHYS const GCPhysVirtApic = pVmcs->u64AddrVirtApic.u;
3852 int rc = PGMPhysSimpleReadGCPhys(pVCpu->CTX_SUFF(pVM), pvPage, GCPhysVirtApic, VMX_V_VIRT_APIC_SIZE);
3853 if (RT_SUCCESS(rc))
3854 {
3855 pHlp->pfnPrintf(pHlp, " %sVirtual-APIC page\n", pszPrefix);
3856 pHlp->pfnPrintf(pHlp, "%.*Rhxs\n", VMX_V_VIRT_APIC_SIZE, pvPage);
3857 pHlp->pfnPrintf(pHlp, "\n");
3858 }
3859 RTMemTmpFree(pvPage);
3860 }
3861#else
3862 NOREF(pVCpu);
3863#endif
3864
3865#undef CPUMVMX_DUMP_HOST_XDTR
3866#undef CPUMVMX_DUMP_HOST_FS_GS_TR
3867#undef CPUMVMX_DUMP_GUEST_SEGREG
3868#undef CPUMVMX_DUMP_GUEST_XDTR
3869}
3870
3871
3872/**
3873 * Display the guest's hardware-virtualization cpu state.
3874 *
3875 * @param pVM The cross context VM structure.
3876 * @param pHlp The info helper functions.
3877 * @param pszArgs Arguments, ignored.
3878 */
3879static DECLCALLBACK(void) cpumR3InfoGuestHwvirt(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3880{
3881 RT_NOREF(pszArgs);
3882
3883 PVMCPU pVCpu = VMMGetCpu(pVM);
3884 if (!pVCpu)
3885 pVCpu = pVM->apCpusR3[0];
3886
3887 PCCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
3888 bool const fSvm = pVM->cpum.s.GuestFeatures.fSvm;
3889 bool const fVmx = pVM->cpum.s.GuestFeatures.fVmx;
3890
3891 pHlp->pfnPrintf(pHlp, "VCPU[%u] hardware virtualization state:\n", pVCpu->idCpu);
3892 pHlp->pfnPrintf(pHlp, "fLocalForcedActions = %#RX32\n", pCtx->hwvirt.fLocalForcedActions);
3893 pHlp->pfnPrintf(pHlp, "In nested-guest hwvirt mode = %RTbool\n", CPUMIsGuestInNestedHwvirtMode(pCtx));
3894
3895 if (fSvm)
3896 {
3897 pHlp->pfnPrintf(pHlp, "SVM hwvirt state:\n");
3898 pHlp->pfnPrintf(pHlp, " fGif = %RTbool\n", pCtx->hwvirt.fGif);
3899
3900 char szEFlags[80];
3901 cpumR3InfoFormatFlags(&szEFlags[0], pCtx->hwvirt.svm.HostState.rflags.u);
3902 pHlp->pfnPrintf(pHlp, " uMsrHSavePa = %#RX64\n", pCtx->hwvirt.svm.uMsrHSavePa);
3903 pHlp->pfnPrintf(pHlp, " GCPhysVmcb = %#RGp\n", pCtx->hwvirt.svm.GCPhysVmcb);
3904 pHlp->pfnPrintf(pHlp, " VmcbCtrl:\n");
3905 cpumR3InfoSvmVmcbCtrl(pHlp, &pCtx->hwvirt.svm.Vmcb.ctrl, " " /* pszPrefix */);
3906 pHlp->pfnPrintf(pHlp, " VmcbStateSave:\n");
3907 cpumR3InfoSvmVmcbStateSave(pHlp, &pCtx->hwvirt.svm.Vmcb.guest, " " /* pszPrefix */);
3908 pHlp->pfnPrintf(pHlp, " HostState:\n");
3909 pHlp->pfnPrintf(pHlp, " uEferMsr = %#RX64\n", pCtx->hwvirt.svm.HostState.uEferMsr);
3910 pHlp->pfnPrintf(pHlp, " uCr0 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr0);
3911 pHlp->pfnPrintf(pHlp, " uCr4 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr4);
3912 pHlp->pfnPrintf(pHlp, " uCr3 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr3);
3913 pHlp->pfnPrintf(pHlp, " uRip = %#RX64\n", pCtx->hwvirt.svm.HostState.uRip);
3914 pHlp->pfnPrintf(pHlp, " uRsp = %#RX64\n", pCtx->hwvirt.svm.HostState.uRsp);
3915 pHlp->pfnPrintf(pHlp, " uRax = %#RX64\n", pCtx->hwvirt.svm.HostState.uRax);
3916 pHlp->pfnPrintf(pHlp, " rflags = %#RX64 %31s\n", pCtx->hwvirt.svm.HostState.rflags.u64, szEFlags);
3917 PCCPUMSELREG pSelEs = &pCtx->hwvirt.svm.HostState.es;
3918 pHlp->pfnPrintf(pHlp, " es = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
3919 pSelEs->Sel, pSelEs->u64Base, pSelEs->u32Limit, pSelEs->Attr.u);
3920 PCCPUMSELREG pSelCs = &pCtx->hwvirt.svm.HostState.cs;
3921 pHlp->pfnPrintf(pHlp, " cs = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
3922 pSelCs->Sel, pSelCs->u64Base, pSelCs->u32Limit, pSelCs->Attr.u);
3923 PCCPUMSELREG pSelSs = &pCtx->hwvirt.svm.HostState.ss;
3924 pHlp->pfnPrintf(pHlp, " ss = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
3925 pSelSs->Sel, pSelSs->u64Base, pSelSs->u32Limit, pSelSs->Attr.u);
3926 PCCPUMSELREG pSelDs = &pCtx->hwvirt.svm.HostState.ds;
3927 pHlp->pfnPrintf(pHlp, " ds = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
3928 pSelDs->Sel, pSelDs->u64Base, pSelDs->u32Limit, pSelDs->Attr.u);
3929 pHlp->pfnPrintf(pHlp, " gdtr = %016RX64:%04x\n", pCtx->hwvirt.svm.HostState.gdtr.pGdt,
3930 pCtx->hwvirt.svm.HostState.gdtr.cbGdt);
3931 pHlp->pfnPrintf(pHlp, " idtr = %016RX64:%04x\n", pCtx->hwvirt.svm.HostState.idtr.pIdt,
3932 pCtx->hwvirt.svm.HostState.idtr.cbIdt);
3933 pHlp->pfnPrintf(pHlp, " cPauseFilter = %RU16\n", pCtx->hwvirt.svm.cPauseFilter);
3934 pHlp->pfnPrintf(pHlp, " cPauseFilterThreshold = %RU32\n", pCtx->hwvirt.svm.cPauseFilterThreshold);
3935 pHlp->pfnPrintf(pHlp, " fInterceptEvents = %u\n", pCtx->hwvirt.svm.fInterceptEvents);
3936 }
3937 else if (fVmx)
3938 {
3939 pHlp->pfnPrintf(pHlp, "VMX hwvirt state:\n");
3940 pHlp->pfnPrintf(pHlp, " GCPhysVmxon = %#RGp\n", pCtx->hwvirt.vmx.GCPhysVmxon);
3941 pHlp->pfnPrintf(pHlp, " GCPhysVmcs = %#RGp\n", pCtx->hwvirt.vmx.GCPhysVmcs);
3942 pHlp->pfnPrintf(pHlp, " GCPhysShadowVmcs = %#RGp\n", pCtx->hwvirt.vmx.GCPhysShadowVmcs);
3943 pHlp->pfnPrintf(pHlp, " enmDiag = %u (%s)\n", pCtx->hwvirt.vmx.enmDiag, HMGetVmxDiagDesc(pCtx->hwvirt.vmx.enmDiag));
3944 pHlp->pfnPrintf(pHlp, " uDiagAux = %#RX64\n", pCtx->hwvirt.vmx.uDiagAux);
3945 pHlp->pfnPrintf(pHlp, " enmAbort = %u (%s)\n", pCtx->hwvirt.vmx.enmAbort, VMXGetAbortDesc(pCtx->hwvirt.vmx.enmAbort));
3946 pHlp->pfnPrintf(pHlp, " uAbortAux = %u (%#x)\n", pCtx->hwvirt.vmx.uAbortAux, pCtx->hwvirt.vmx.uAbortAux);
3947 pHlp->pfnPrintf(pHlp, " fInVmxRootMode = %RTbool\n", pCtx->hwvirt.vmx.fInVmxRootMode);
3948 pHlp->pfnPrintf(pHlp, " fInVmxNonRootMode = %RTbool\n", pCtx->hwvirt.vmx.fInVmxNonRootMode);
3949 pHlp->pfnPrintf(pHlp, " fInterceptEvents = %RTbool\n", pCtx->hwvirt.vmx.fInterceptEvents);
3950 pHlp->pfnPrintf(pHlp, " fNmiUnblockingIret = %RTbool\n", pCtx->hwvirt.vmx.fNmiUnblockingIret);
3951 pHlp->pfnPrintf(pHlp, " uFirstPauseLoopTick = %RX64\n", pCtx->hwvirt.vmx.uFirstPauseLoopTick);
3952 pHlp->pfnPrintf(pHlp, " uPrevPauseTick = %RX64\n", pCtx->hwvirt.vmx.uPrevPauseTick);
3953 pHlp->pfnPrintf(pHlp, " uEntryTick = %RX64\n", pCtx->hwvirt.vmx.uEntryTick);
3954 pHlp->pfnPrintf(pHlp, " offVirtApicWrite = %#RX16\n", pCtx->hwvirt.vmx.offVirtApicWrite);
3955 pHlp->pfnPrintf(pHlp, " fVirtNmiBlocking = %RTbool\n", pCtx->hwvirt.vmx.fVirtNmiBlocking);
3956 pHlp->pfnPrintf(pHlp, " VMCS cache:\n");
3957 cpumR3InfoVmxVmcs(pVCpu, pHlp, &pCtx->hwvirt.vmx.Vmcs, " " /* pszPrefix */);
3958 }
3959 else
3960 pHlp->pfnPrintf(pHlp, "Hwvirt state disabled.\n");
3961
3962#undef CPUMHWVIRTDUMP_NONE
3963#undef CPUMHWVIRTDUMP_COMMON
3964#undef CPUMHWVIRTDUMP_SVM
3965#undef CPUMHWVIRTDUMP_VMX
3966#undef CPUMHWVIRTDUMP_LAST
3967#undef CPUMHWVIRTDUMP_ALL
3968}
3969
3970/**
3971 * Display the current guest instruction
3972 *
3973 * @param pVM The cross context VM structure.
3974 * @param pHlp The info helper functions.
3975 * @param pszArgs Arguments, ignored.
3976 */
3977static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3978{
3979 NOREF(pszArgs);
3980
3981 PVMCPU pVCpu = VMMGetCpu(pVM);
3982 if (!pVCpu)
3983 pVCpu = pVM->apCpusR3[0];
3984
3985 char szInstruction[256];
3986 szInstruction[0] = '\0';
3987 DBGFR3DisasInstrCurrent(pVCpu, szInstruction, sizeof(szInstruction));
3988 pHlp->pfnPrintf(pHlp, "\nCPUM%u: %s\n\n", pVCpu->idCpu, szInstruction);
3989}
3990
3991
3992/**
3993 * Display the hypervisor cpu state.
3994 *
3995 * @param pVM The cross context VM structure.
3996 * @param pHlp The info helper functions.
3997 * @param pszArgs Arguments, ignored.
3998 */
3999static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4000{
4001 PVMCPU pVCpu = VMMGetCpu(pVM);
4002 if (!pVCpu)
4003 pVCpu = pVM->apCpusR3[0];
4004
4005 CPUMDUMPTYPE enmType;
4006 const char *pszComment;
4007 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
4008 pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
4009
4010 pHlp->pfnPrintf(pHlp,
4011 ".dr0=%016RX64 .dr1=%016RX64 .dr2=%016RX64 .dr3=%016RX64\n"
4012 ".dr4=%016RX64 .dr5=%016RX64 .dr6=%016RX64 .dr7=%016RX64\n",
4013 pVCpu->cpum.s.Hyper.dr[0], pVCpu->cpum.s.Hyper.dr[1], pVCpu->cpum.s.Hyper.dr[2], pVCpu->cpum.s.Hyper.dr[3],
4014 pVCpu->cpum.s.Hyper.dr[4], pVCpu->cpum.s.Hyper.dr[5], pVCpu->cpum.s.Hyper.dr[6], pVCpu->cpum.s.Hyper.dr[7]);
4015 pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
4016}
4017
4018
4019/**
4020 * Display the host cpu state.
4021 *
4022 * @param pVM The cross context VM structure.
4023 * @param pHlp The info helper functions.
4024 * @param pszArgs Arguments, ignored.
4025 */
4026static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4027{
4028 CPUMDUMPTYPE enmType;
4029 const char *pszComment;
4030 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
4031 pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
4032
4033 PVMCPU pVCpu = VMMGetCpu(pVM);
4034 if (!pVCpu)
4035 pVCpu = pVM->apCpusR3[0];
4036 PCPUMHOSTCTX pCtx = &pVCpu->cpum.s.Host;
4037
4038 /*
4039 * Format the EFLAGS.
4040 */
4041 uint64_t efl = pCtx->rflags;
4042 char szEFlags[80];
4043 cpumR3InfoFormatFlags(&szEFlags[0], efl);
4044
4045 /*
4046 * Format the registers.
4047 */
4048 pHlp->pfnPrintf(pHlp,
4049 "rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
4050 "rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
4051 "rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
4052 " r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
4053 "r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
4054 "r14=%016RX64 r15=%016RX64\n"
4055 "iopl=%d %31s\n"
4056 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
4057 "cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
4058 "cr4=%016RX64 ldtr=%04x tr=%04x\n"
4059 "dr[0]=%016RX64 dr[1]=%016RX64 dr[2]=%016RX64\n"
4060 "dr[3]=%016RX64 dr[6]=%016RX64 dr[7]=%016RX64\n"
4061 "gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
4062 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
4063 "FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
4064 ,
4065 /*pCtx->rax,*/ pCtx->rbx, /*pCtx->rcx,
4066 pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
4067 /*pCtx->rip,*/ pCtx->rsp, pCtx->rbp,
4068 /*pCtx->r8, pCtx->r9,*/ pCtx->r10,
4069 pCtx->r11, pCtx->r12, pCtx->r13,
4070 pCtx->r14, pCtx->r15,
4071 X86_EFL_GET_IOPL(efl), szEFlags,
4072 pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
4073 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3,
4074 pCtx->cr4, pCtx->ldtr, pCtx->tr,
4075 pCtx->dr0, pCtx->dr1, pCtx->dr2,
4076 pCtx->dr3, pCtx->dr6, pCtx->dr7,
4077 pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
4078 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
4079 pCtx->FSbase, pCtx->GSbase, pCtx->efer);
4080}
4081
4082/**
4083 * Structure used when disassembling and instructions in DBGF.
4084 * This is used so the reader function can get the stuff it needs.
4085 */
4086typedef struct CPUMDISASSTATE
4087{
4088 /** Pointer to the CPU structure. */
4089 PDISCPUSTATE pCpu;
4090 /** Pointer to the VM. */
4091 PVM pVM;
4092 /** Pointer to the VMCPU. */
4093 PVMCPU pVCpu;
4094 /** Pointer to the first byte in the segment. */
4095 RTGCUINTPTR GCPtrSegBase;
4096 /** Pointer to the byte after the end of the segment. (might have wrapped!) */
4097 RTGCUINTPTR GCPtrSegEnd;
4098 /** The size of the segment minus 1. */
4099 RTGCUINTPTR cbSegLimit;
4100 /** Pointer to the current page - R3 Ptr. */
4101 void const *pvPageR3;
4102 /** Pointer to the current page - GC Ptr. */
4103 RTGCPTR pvPageGC;
4104 /** The lock information that PGMPhysReleasePageMappingLock needs. */
4105 PGMPAGEMAPLOCK PageMapLock;
4106 /** Whether the PageMapLock is valid or not. */
4107 bool fLocked;
4108 /** 64 bits mode or not. */
4109 bool f64Bits;
4110} CPUMDISASSTATE, *PCPUMDISASSTATE;
4111
4112
4113/**
4114 * @callback_method_impl{FNDISREADBYTES}
4115 */
4116static DECLCALLBACK(int) cpumR3DisasInstrRead(PDISCPUSTATE pDis, uint8_t offInstr, uint8_t cbMinRead, uint8_t cbMaxRead)
4117{
4118 PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pDis->pvUser;
4119 for (;;)
4120 {
4121 RTGCUINTPTR GCPtr = pDis->uInstrAddr + offInstr + pState->GCPtrSegBase;
4122
4123 /*
4124 * Need to update the page translation?
4125 */
4126 if ( !pState->pvPageR3
4127 || (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
4128 {
4129 /* translate the address */
4130 pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
4131
4132 /* Release mapping lock previously acquired. */
4133 if (pState->fLocked)
4134 PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
4135 int rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVCpu, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
4136 if (RT_SUCCESS(rc))
4137 pState->fLocked = true;
4138 else
4139 {
4140 pState->fLocked = false;
4141 pState->pvPageR3 = NULL;
4142 return rc;
4143 }
4144 }
4145
4146 /*
4147 * Check the segment limit.
4148 */
4149 if (!pState->f64Bits && pDis->uInstrAddr + offInstr > pState->cbSegLimit)
4150 return VERR_OUT_OF_SELECTOR_BOUNDS;
4151
4152 /*
4153 * Calc how much we can read.
4154 */
4155 uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
4156 if (!pState->f64Bits)
4157 {
4158 RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
4159 if (cb > cbSeg && cbSeg)
4160 cb = cbSeg;
4161 }
4162 if (cb > cbMaxRead)
4163 cb = cbMaxRead;
4164
4165 /*
4166 * Read and advance or exit.
4167 */
4168 memcpy(&pDis->abInstr[offInstr], (uint8_t *)pState->pvPageR3 + (GCPtr & PAGE_OFFSET_MASK), cb);
4169 offInstr += (uint8_t)cb;
4170 if (cb >= cbMinRead)
4171 {
4172 pDis->cbCachedInstr = offInstr;
4173 return VINF_SUCCESS;
4174 }
4175 cbMinRead -= (uint8_t)cb;
4176 cbMaxRead -= (uint8_t)cb;
4177 }
4178}
4179
4180
4181/**
4182 * Disassemble an instruction and return the information in the provided structure.
4183 *
4184 * @returns VBox status code.
4185 * @param pVM The cross context VM structure.
4186 * @param pVCpu The cross context virtual CPU structure.
4187 * @param pCtx Pointer to the guest CPU context.
4188 * @param GCPtrPC Program counter (relative to CS) to disassemble from.
4189 * @param pCpu Disassembly state.
4190 * @param pszPrefix String prefix for logging (debug only).
4191 *
4192 */
4193VMMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISCPUSTATE pCpu,
4194 const char *pszPrefix)
4195{
4196 CPUMDISASSTATE State;
4197 int rc;
4198
4199 const PGMMODE enmMode = PGMGetGuestMode(pVCpu);
4200 State.pCpu = pCpu;
4201 State.pvPageGC = 0;
4202 State.pvPageR3 = NULL;
4203 State.pVM = pVM;
4204 State.pVCpu = pVCpu;
4205 State.fLocked = false;
4206 State.f64Bits = false;
4207
4208 /*
4209 * Get selector information.
4210 */
4211 DISCPUMODE enmDisCpuMode;
4212 if ( (pCtx->cr0 & X86_CR0_PE)
4213 && pCtx->eflags.Bits.u1VM == 0)
4214 {
4215 if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
4216 return VERR_CPUM_HIDDEN_CS_LOAD_ERROR;
4217 State.f64Bits = enmMode >= PGMMODE_AMD64 && pCtx->cs.Attr.n.u1Long;
4218 State.GCPtrSegBase = pCtx->cs.u64Base;
4219 State.GCPtrSegEnd = pCtx->cs.u32Limit + 1 + (RTGCUINTPTR)pCtx->cs.u64Base;
4220 State.cbSegLimit = pCtx->cs.u32Limit;
4221 enmDisCpuMode = (State.f64Bits)
4222 ? DISCPUMODE_64BIT
4223 : pCtx->cs.Attr.n.u1DefBig
4224 ? DISCPUMODE_32BIT
4225 : DISCPUMODE_16BIT;
4226 }
4227 else
4228 {
4229 /* real or V86 mode */
4230 enmDisCpuMode = DISCPUMODE_16BIT;
4231 State.GCPtrSegBase = pCtx->cs.Sel * 16;
4232 State.GCPtrSegEnd = 0xFFFFFFFF;
4233 State.cbSegLimit = 0xFFFFFFFF;
4234 }
4235
4236 /*
4237 * Disassemble the instruction.
4238 */
4239 uint32_t cbInstr;
4240#ifndef LOG_ENABLED
4241 RT_NOREF_PV(pszPrefix);
4242 rc = DISInstrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State, pCpu, &cbInstr);
4243 if (RT_SUCCESS(rc))
4244 {
4245#else
4246 char szOutput[160];
4247 rc = DISInstrToStrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State,
4248 pCpu, &cbInstr, szOutput, sizeof(szOutput));
4249 if (RT_SUCCESS(rc))
4250 {
4251 /* log it */
4252 if (pszPrefix)
4253 Log(("%s-CPU%d: %s", pszPrefix, pVCpu->idCpu, szOutput));
4254 else
4255 Log(("%s", szOutput));
4256#endif
4257 rc = VINF_SUCCESS;
4258 }
4259 else
4260 Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%RGv rc=%Rrc\n", pCtx->cs.Sel, GCPtrPC, rc));
4261
4262 /* Release mapping lock acquired in cpumR3DisasInstrRead. */
4263 if (State.fLocked)
4264 PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
4265
4266 return rc;
4267}
4268
4269
4270
4271/**
4272 * API for controlling a few of the CPU features found in CR4.
4273 *
4274 * Currently only X86_CR4_TSD is accepted as input.
4275 *
4276 * @returns VBox status code.
4277 *
4278 * @param pVM The cross context VM structure.
4279 * @param fOr The CR4 OR mask.
4280 * @param fAnd The CR4 AND mask.
4281 */
4282VMMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
4283{
4284 AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
4285 AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
4286
4287 pVM->cpum.s.CR4.OrMask &= fAnd;
4288 pVM->cpum.s.CR4.OrMask |= fOr;
4289
4290 return VINF_SUCCESS;
4291}
4292
4293
4294/**
4295 * Called when the ring-3 init phase completes.
4296 *
4297 * @returns VBox status code.
4298 * @param pVM The cross context VM structure.
4299 * @param enmWhat Which init phase.
4300 */
4301VMMR3DECL(int) CPUMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat)
4302{
4303 switch (enmWhat)
4304 {
4305 case VMINITCOMPLETED_RING3:
4306 {
4307 /*
4308 * Figure out if the guest uses 32-bit or 64-bit FPU state at runtime for 64-bit capable VMs.
4309 * Only applicable/used on 64-bit hosts, refer CPUMR0A.asm. See @bugref{7138}.
4310 */
4311 bool const fSupportsLongMode = VMR3IsLongModeAllowed(pVM);
4312 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
4313 {
4314 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
4315
4316 /* While loading a saved-state we fix it up in, cpumR3LoadDone(). */
4317 if (fSupportsLongMode)
4318 pVCpu->cpum.s.fUseFlags |= CPUM_USE_SUPPORTS_LONGMODE;
4319 }
4320
4321 /* Register statistic counters for MSRs. */
4322 cpumR3MsrRegStats(pVM);
4323
4324 /* Create VMX-preemption timer for nested guests if required. Must be
4325 done here as CPUM is initialized before TM. */
4326 if (pVM->cpum.s.GuestFeatures.fVmx)
4327 {
4328 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
4329 {
4330 PVMCPU pVCpu = pVM->apCpusR3[idCpu];
4331 char szName[32];
4332 RTStrPrintf(szName, sizeof(szName), "Nested VMX-preemption %u", idCpu);
4333 int rc = TMR3TimerCreate(pVM, TMCLOCK_VIRTUAL_SYNC, cpumR3VmxPreemptTimerCallback, pVCpu,
4334 TMTIMER_FLAGS_RING0, szName, &pVCpu->cpum.s.hNestedVmxPreemptTimer);
4335 AssertLogRelRCReturn(rc, rc);
4336 }
4337 }
4338 break;
4339 }
4340
4341 default:
4342 break;
4343 }
4344 return VINF_SUCCESS;
4345}
4346
4347
4348/**
4349 * Called when the ring-0 init phases completed.
4350 *
4351 * @param pVM The cross context VM structure.
4352 */
4353VMMR3DECL(void) CPUMR3LogCpuIdAndMsrFeatures(PVM pVM)
4354{
4355 /*
4356 * Enable log buffering as we're going to log a lot of lines.
4357 */
4358 bool const fOldBuffered = RTLogRelSetBuffering(true /*fBuffered*/);
4359
4360 /*
4361 * Log the cpuid.
4362 */
4363 RTCPUSET OnlineSet;
4364 LogRel(("CPUM: Logical host processors: %u present, %u max, %u online, online mask: %016RX64\n",
4365 (unsigned)RTMpGetPresentCount(), (unsigned)RTMpGetCount(), (unsigned)RTMpGetOnlineCount(),
4366 RTCpuSetToU64(RTMpGetOnlineSet(&OnlineSet)) ));
4367 RTCPUID cCores = RTMpGetCoreCount();
4368 if (cCores)
4369 LogRel(("CPUM: Physical host cores: %u\n", (unsigned)cCores));
4370 LogRel(("************************* CPUID dump ************************\n"));
4371 DBGFR3Info(pVM->pUVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
4372 LogRel(("\n"));
4373 DBGFR3_INFO_LOG_SAFE(pVM, "cpuid", "verbose"); /* macro */
4374 LogRel(("******************** End of CPUID dump **********************\n"));
4375
4376 /*
4377 * Log VT-x extended features.
4378 *
4379 * SVM features are currently all covered under CPUID so there is nothing
4380 * to do here for SVM.
4381 */
4382 if (pVM->cpum.s.HostFeatures.fVmx)
4383 {
4384 LogRel(("*********************** VT-x features ***********************\n"));
4385 DBGFR3Info(pVM->pUVM, "cpumvmxfeat", "default", DBGFR3InfoLogRelHlp());
4386 LogRel(("\n"));
4387 LogRel(("******************* End of VT-x features ********************\n"));
4388 }
4389
4390 /*
4391 * Restore the log buffering state to what it was previously.
4392 */
4393 RTLogRelSetBuffering(fOldBuffered);
4394}
4395
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette