1 | ; $Id: TRPMR0A.asm 5999 2007-12-07 15:05:06Z vboxsync $
|
---|
2 | ;; @file
|
---|
3 | ; TRPM - Host Context Ring-0
|
---|
4 | ;
|
---|
5 |
|
---|
6 | ;
|
---|
7 | ; Copyright (C) 2006-2007 innotek GmbH
|
---|
8 | ;
|
---|
9 | ; This file is part of VirtualBox Open Source Edition (OSE), as
|
---|
10 | ; available from http://www.virtualbox.org. This file is free software;
|
---|
11 | ; you can redistribute it and/or modify it under the terms of the GNU
|
---|
12 | ; General Public License (GPL) as published by the Free Software
|
---|
13 | ; Foundation, in version 2 as it comes in the "COPYING" file of the
|
---|
14 | ; VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
---|
15 | ; hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
---|
16 | ;
|
---|
17 |
|
---|
18 | ;*******************************************************************************
|
---|
19 | ;* Header Files *
|
---|
20 | ;*******************************************************************************
|
---|
21 | %include "VBox/asmdefs.mac"
|
---|
22 | %include "VBox/x86.mac"
|
---|
23 |
|
---|
24 |
|
---|
25 | BEGINCODE
|
---|
26 | align 16
|
---|
27 |
|
---|
28 | ;;
|
---|
29 | ; Calls the interrupt gate as if we received an interrupt while in Ring-0.
|
---|
30 | ;
|
---|
31 | ; @param uIP x86:[ebp+8] msc:rcx gcc:rdi The interrupt gate IP.
|
---|
32 | ; @param SelCS x86:[ebp+12] msc:dx gcc:si The interrupt gate CS.
|
---|
33 | ; @param RSP msc:r8 gcc:rdx The interrupt gate RSP. ~0 if no stack switch should take place. (only AMD64)
|
---|
34 | ;DECLASM(void) trpmR0DispatchHostInterrupt(RTR0UINTPTR uIP, RTSEL SelCS, RTR0UINTPTR RSP);
|
---|
35 | BEGINPROC trpmR0DispatchHostInterrupt
|
---|
36 | push xBP
|
---|
37 | mov xBP, xSP
|
---|
38 |
|
---|
39 | %ifdef RT_ARCH_AMD64
|
---|
40 | mov r11, rsp ; save the RSP for the iret frame.
|
---|
41 | and rsp, 0fffffffffffffff0h ; align the stack. (do it unconditionally saves some jump mess)
|
---|
42 |
|
---|
43 | ; switch stack?
|
---|
44 | %ifdef ASM_CALL64_MSC
|
---|
45 | cmp r8, 0ffffffffffffffffh
|
---|
46 | je .no_stack_switch
|
---|
47 | mov rsp, r8
|
---|
48 | %else
|
---|
49 | cmp rdx, 0ffffffffffffffffh
|
---|
50 | je .no_stack_switch
|
---|
51 | mov rsp, rdx
|
---|
52 | %endif
|
---|
53 | .no_stack_switch:
|
---|
54 |
|
---|
55 | ; create the iret frame
|
---|
56 | push 0 ; SS
|
---|
57 | push r11 ; RSP
|
---|
58 | pushfq ; RFLAGS
|
---|
59 | and dword [rsp], ~X86_EFL_IF
|
---|
60 | mov ax, cs
|
---|
61 | push rax ; CS
|
---|
62 | lea r10, [.return wrt rip] ; RIP
|
---|
63 | push r10
|
---|
64 |
|
---|
65 | ; create the retf frame
|
---|
66 | %ifdef ASM_CALL64_MSC
|
---|
67 | movzx rdx, dx
|
---|
68 | cmp rdx, r11
|
---|
69 | je .dir_jump
|
---|
70 | push rdx
|
---|
71 | push rcx
|
---|
72 | %else
|
---|
73 | movzx rsi, si
|
---|
74 | cmp rsi, r11
|
---|
75 | je .dir_jump
|
---|
76 | push rsi
|
---|
77 | push rdi
|
---|
78 | %endif
|
---|
79 |
|
---|
80 | ; dispatch it
|
---|
81 | db 048h
|
---|
82 | retf
|
---|
83 |
|
---|
84 | ; dispatch it by a jmp (don't mess up the IST stack)
|
---|
85 | .dir_jump:
|
---|
86 | %ifdef ASM_CALL64_MSC
|
---|
87 | jmp rcx
|
---|
88 | %else
|
---|
89 | jmp rdi
|
---|
90 | %endif
|
---|
91 |
|
---|
92 | %else ; 32-bit:
|
---|
93 | mov ecx, [ebp + 8] ; uIP
|
---|
94 | movzx edx, word [ebp + 12] ; SelCS
|
---|
95 |
|
---|
96 | ; create the iret frame
|
---|
97 | pushfd ; EFLAGS
|
---|
98 | and dword [esp], ~X86_EFL_IF
|
---|
99 | push cs ; CS
|
---|
100 | push .return ; EIP
|
---|
101 |
|
---|
102 | ; create the retf frame
|
---|
103 | push edx
|
---|
104 | push ecx
|
---|
105 |
|
---|
106 | ; dispatch it!
|
---|
107 | retf
|
---|
108 | %endif
|
---|
109 | .return:
|
---|
110 | cli
|
---|
111 |
|
---|
112 | leave
|
---|
113 | ret
|
---|
114 | ENDPROC trpmR0DispatchHostInterrupt
|
---|
115 |
|
---|
116 |
|
---|
117 | %ifdef VBOX_WITH_IDT_PATCHING
|
---|
118 |
|
---|
119 | align 16
|
---|
120 | ;;
|
---|
121 | ; This is the alternative return from VMMR0Entry() used when
|
---|
122 | ; we need to dispatch an interrupt to the Host (we received it in GC).
|
---|
123 | ;
|
---|
124 | ; As seen in TRPMR0SetupInterruptDispatcherFrame() the stack is different
|
---|
125 | ; than for the normal VMMR0Entry() return.
|
---|
126 | ;
|
---|
127 | ; 32-bit:
|
---|
128 | ; 18 iret frame
|
---|
129 | ; 14 retf selector (interrupt handler)
|
---|
130 | ; 10 retf offset (interrupt handler)
|
---|
131 | ; c es
|
---|
132 | ; 8 fs
|
---|
133 | ; 4 ds
|
---|
134 | ; 0 pVM (esp here)
|
---|
135 | ;
|
---|
136 | ; 64-bit:
|
---|
137 | ; 24 iret frame
|
---|
138 | ; 18 retf selector (interrupt handler)
|
---|
139 | ; 10 retf offset (interrupt handler)
|
---|
140 | ; 8 uOperation
|
---|
141 | ; 0 pVM (rsp here)
|
---|
142 | ;
|
---|
143 | BEGINPROC trpmR0InterruptDispatcher
|
---|
144 | %ifdef RT_ARCH_AMD64
|
---|
145 | lea rsp, [rsp + 10h] ; skip pVM and uOperation
|
---|
146 | swapgs
|
---|
147 | db 48h
|
---|
148 | retf
|
---|
149 | %else ; !RT_ARCH_AMD64
|
---|
150 | add esp, byte 4 ; skip pVM
|
---|
151 | pop ds
|
---|
152 | pop fs
|
---|
153 | pop es
|
---|
154 | retf
|
---|
155 | %endif ; !RT_ARCH_AMD64
|
---|
156 | ENDPROC trpmR0InterruptDispatcher
|
---|
157 |
|
---|
158 | %endif ; VBOX_WITH_IDT_PATCHING
|
---|
159 |
|
---|
160 |
|
---|
161 | ;;
|
---|
162 | ; Issues a software interrupt to the specified interrupt vector.
|
---|
163 | ;
|
---|
164 | ; @param uActiveVector x86:[esp+4] msc:rcx gcc:rdi The vector number.
|
---|
165 | ;
|
---|
166 | ;DECLASM(void) trpmR0DispatchHostInterruptSimple(RTUINT uActiveVector);
|
---|
167 | BEGINPROC trpmR0DispatchHostInterruptSimple
|
---|
168 | %ifdef RT_ARCH_X86
|
---|
169 | mov eax, [esp + 4]
|
---|
170 | jmp dword [.jmp_table + eax * 4]
|
---|
171 | %else
|
---|
172 | lea r9, [.jmp_table wrt rip]
|
---|
173 | %ifdef ASM_CALL64_MSC
|
---|
174 | jmp qword [r9 + rcx * 8]
|
---|
175 | %else
|
---|
176 | jmp qword [r9 + rdi * 8]
|
---|
177 | %endif
|
---|
178 | %endif
|
---|
179 |
|
---|
180 | .jmp_table:
|
---|
181 | %assign i 0
|
---|
182 | %rep 256
|
---|
183 | RTCCPTR_DEF .int_ %+ i
|
---|
184 | %assign i i+1
|
---|
185 | %endrep
|
---|
186 |
|
---|
187 | %assign i 0
|
---|
188 | %rep 256
|
---|
189 | ALIGNCODE(4)
|
---|
190 | .int_ %+ i:
|
---|
191 | int i
|
---|
192 | ret
|
---|
193 | %assign i i+1
|
---|
194 | %endrep
|
---|
195 |
|
---|
196 | ENDPROC trpmR0DispatchHostInterruptSimple
|
---|
197 |
|
---|