| 1 | /* $Id: HMVMXR0.h 56287 2015-06-09 11:15:22Z vboxsync $ */
|
|---|
| 2 | /** @file
|
|---|
| 3 | * HM VMX (VT-x) - Internal header file.
|
|---|
| 4 | */
|
|---|
| 5 |
|
|---|
| 6 | /*
|
|---|
| 7 | * Copyright (C) 2006-2015 Oracle Corporation
|
|---|
| 8 | *
|
|---|
| 9 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
|---|
| 10 | * available from http://www.virtualbox.org. This file is free software;
|
|---|
| 11 | * you can redistribute it and/or modify it under the terms of the GNU
|
|---|
| 12 | * General Public License (GPL) as published by the Free Software
|
|---|
| 13 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
|---|
| 14 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
|---|
| 15 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
|---|
| 16 | */
|
|---|
| 17 |
|
|---|
| 18 | #ifndef ___HMVMXR0_h
|
|---|
| 19 | #define ___HMVMXR0_h
|
|---|
| 20 |
|
|---|
| 21 | RT_C_DECLS_BEGIN
|
|---|
| 22 |
|
|---|
| 23 | /** @defgroup grp_vmx_int Internal
|
|---|
| 24 | * @ingroup grp_vmx
|
|---|
| 25 | * @internal
|
|---|
| 26 | * @{
|
|---|
| 27 | */
|
|---|
| 28 |
|
|---|
| 29 | #ifdef IN_RING0
|
|---|
| 30 |
|
|---|
| 31 | VMMR0DECL(int) VMXR0Enter(PVM pVM, PVMCPU pVCpu, PHMGLOBALCPUINFO pCpu);
|
|---|
| 32 | VMMR0DECL(void) VMXR0ThreadCtxCallback(RTTHREADCTXEVENT enmEvent, PVMCPU pVCpu, bool fGlobalInit);
|
|---|
| 33 | VMMR0DECL(int) VMXR0EnableCpu(PHMGLOBALCPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys, bool fEnabledBySystem,
|
|---|
| 34 | void *pvMsrs);
|
|---|
| 35 | VMMR0DECL(int) VMXR0DisableCpu(PHMGLOBALCPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys);
|
|---|
| 36 | VMMR0DECL(int) VMXR0GlobalInit(void);
|
|---|
| 37 | VMMR0DECL(void) VMXR0GlobalTerm(void);
|
|---|
| 38 | VMMR0DECL(int) VMXR0InitVM(PVM pVM);
|
|---|
| 39 | VMMR0DECL(int) VMXR0TermVM(PVM pVM);
|
|---|
| 40 | VMMR0DECL(int) VMXR0SetupVM(PVM pVM);
|
|---|
| 41 | VMMR0DECL(int) VMXR0SaveHostState(PVM pVM, PVMCPU pVCpu);
|
|---|
| 42 | VMMR0DECL(int) VMXR0RunGuestCode(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
|
|---|
| 43 | DECLASM(int) VMXR0StartVM32(RTHCUINT fResume, PCPUMCTX pCtx, PVMCSCACHE pCache, PVM pVM, PVMCPU pVCpu);
|
|---|
| 44 | DECLASM(int) VMXR0StartVM64(RTHCUINT fResume, PCPUMCTX pCtx, PVMCSCACHE pCache, PVM pVM, PVMCPU pVCpu);
|
|---|
| 45 |
|
|---|
| 46 |
|
|---|
| 47 | # if HC_ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
|
|---|
| 48 | DECLASM(int) VMXR0SwitcherStartVM64(RTHCUINT fResume, PCPUMCTX pCtx, PVMCSCACHE pCache, PVM pVM, PVMCPU pVCpu);
|
|---|
| 49 | VMMR0DECL(int) VMXR0Execute64BitsHandler(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, HM64ON32OP enmOp, uint32_t cbParam,
|
|---|
| 50 | uint32_t *paParam);
|
|---|
| 51 | # endif
|
|---|
| 52 |
|
|---|
| 53 | /* Cached VMCS accesses -- defined only for 32-bit hosts (with 64-bit guest support). */
|
|---|
| 54 | # ifdef VMX_USE_CACHED_VMCS_ACCESSES
|
|---|
| 55 | VMMR0DECL(int) VMXWriteCachedVmcsEx(PVMCPU pVCpu, uint32_t idxField, uint64_t u64Val);
|
|---|
| 56 |
|
|---|
| 57 | DECLINLINE(int) VMXReadCachedVmcsEx(PVMCPU pVCpu, uint32_t idxCache, RTGCUINTREG *pVal)
|
|---|
| 58 | {
|
|---|
| 59 | Assert(idxCache <= VMX_VMCS_MAX_NESTED_PAGING_CACHE_IDX);
|
|---|
| 60 | *pVal = pVCpu->hm.s.vmx.VMCSCache.Read.aFieldVal[idxCache];
|
|---|
| 61 | return VINF_SUCCESS;
|
|---|
| 62 | }
|
|---|
| 63 | # endif
|
|---|
| 64 |
|
|---|
| 65 | # ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
|
|---|
| 66 | /* Don't use fAllow64BitGuests for VMXReadVmcsGstN() even though it looks right, as it can be forced to 'true'.
|
|---|
| 67 | HMVMX_IS_64BIT_HOST_MODE() is what we need. */
|
|---|
| 68 | # define VMXReadVmcsHstN(idxField, p64Val) HMVMX_IS_64BIT_HOST_MODE() ? \
|
|---|
| 69 | VMXReadVmcs64(idxField, p64Val) \
|
|---|
| 70 | : (*(p64Val) &= UINT64_C(0xffffffff), \
|
|---|
| 71 | VMXReadVmcs32(idxField, (uint32_t *)(p64Val)))
|
|---|
| 72 | # define VMXReadVmcsGstN VMXReadVmcsHstN
|
|---|
| 73 | # define VMXReadVmcsGstNByIdxVal VMXReadVmcsGstN
|
|---|
| 74 | # elif HC_ARCH_BITS == 32
|
|---|
| 75 | # define VMXReadVmcsHstN VMXReadVmcs32
|
|---|
| 76 | # define VMXReadVmcsGstN(idxField, pVal) VMXReadCachedVmcsEx(pVCpu, idxField##_CACHE_IDX, pVal)
|
|---|
| 77 | # define VMXReadVmcsGstNByIdxVal(idxField, pVal) VMXReadCachedVmcsEx(pVCpu, idxField, pVal)
|
|---|
| 78 | # else /* HC_ARCH_BITS == 64 */
|
|---|
| 79 | # define VMXReadVmcsHstN VMXReadVmcs64
|
|---|
| 80 | # define VMXReadVmcsGstN VMXReadVmcs64
|
|---|
| 81 | # define VMXReadVmcsGstNByIdxVal VMXReadVmcs64
|
|---|
| 82 | # endif
|
|---|
| 83 |
|
|---|
| 84 | #endif /* IN_RING0 */
|
|---|
| 85 |
|
|---|
| 86 | /** @} */
|
|---|
| 87 |
|
|---|
| 88 | RT_C_DECLS_END
|
|---|
| 89 |
|
|---|
| 90 | #endif /* ___HMVMXR0_h */
|
|---|
| 91 |
|
|---|
