TRPMAll.cpp@ 42699

Last change on this file since 42699 was 42463, checked in by vboxsync, 12 years ago
TRPMForwardTrap: Don't clobber CR2, only set it when dispatching a #PF!
Property svn:eol-style set to `native` Property svn:keywords set to `Id Revision`
File size: 32.6 KB

Line
1	/* $Id: TRPMAll.cpp 42463 2012-07-30 22:39:27Z vboxsync $ */
2	/** @file
3	* TRPM - Trap Monitor - Any Context.
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18
19	/*******************************************************************************
20	* Header Files *
21	*******************************************************************************/
22	#define LOG_GROUP LOG_GROUP_TRPM
23	#include <VBox/vmm/trpm.h>
24	#include <VBox/vmm/pgm.h>
25	#include <VBox/vmm/mm.h>
26	#include <VBox/vmm/patm.h>
27	#include <VBox/vmm/selm.h>
28	#include <VBox/vmm/stam.h>
29	#include "TRPMInternal.h"
30	#include <VBox/vmm/vm.h>
31	#include <VBox/err.h>
32	#include <VBox/vmm/em.h>
33	#include <VBox/log.h>
34	#include <iprt/assert.h>
35	#include <iprt/asm.h>
36	#include <iprt/asm-amd64-x86.h>
37	#include <iprt/param.h>
38	#include <iprt/x86.h>
39	#include "internal/pgm.h"
40
41
42
43	/**
44	* Query info about the current active trap/interrupt.
45	* If no trap is active active an error code is returned.
46	*
47	* @returns VBox status code.
48	* @param pVCpu Pointer to the VMCPU.
49	* @param pu8TrapNo Where to store the trap number.
50	* @param pEnmType Where to store the trap type
51	*/
52	VMMDECL(int) TRPMQueryTrap(PVMCPU pVCpu, uint8_t pu8TrapNo, TRPMEVENT pEnmType)
53	{
54	/*
55	* Check if we have a trap at present.
56	*/
57	if (pVCpu->trpm.s.uActiveVector != ~0U)
58	{
59	if (pu8TrapNo)
60	*pu8TrapNo = (uint8_t)pVCpu->trpm.s.uActiveVector;
61	if (pEnmType)
62	*pEnmType = pVCpu->trpm.s.enmActiveType;
63	return VINF_SUCCESS;
64	}
65
66	return VERR_TRPM_NO_ACTIVE_TRAP;
67	}
68
69
70	/**
71	* Gets the trap number for the current trap.
72	*
73	* The caller is responsible for making sure there is an active trap which
74	* takes an error code when making this request.
75	*
76	* @returns The current trap number.
77	* @param pVCpu Pointer to the VMCPU.
78	*/
79	VMMDECL(uint8_t) TRPMGetTrapNo(PVMCPU pVCpu)
80	{
81	AssertMsg(pVCpu->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
82	return (uint8_t)pVCpu->trpm.s.uActiveVector;
83	}
84
85
86	/**
87	* Gets the error code for the current trap.
88	*
89	* The caller is responsible for making sure there is an active trap which
90	* takes an error code when making this request.
91	*
92	* @returns Error code.
93	* @param pVCpu Pointer to the VMCPU.
94	*/
95	VMMDECL(RTGCUINT) TRPMGetErrorCode(PVMCPU pVCpu)
96	{
97	AssertMsg(pVCpu->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
98	#ifdef VBOX_STRICT
99	switch (pVCpu->trpm.s.uActiveVector)
100	{
101	case 0x0a:
102	case 0x0b:
103	case 0x0c:
104	case 0x0d:
105	case 0x0e:
106	case 0x11:
107	case 0x08:
108	break;
109	default:
110	AssertMsgFailed(("This trap (%#x) doesn't have any error code\n", pVCpu->trpm.s.uActiveVector));
111	break;
112	}
113	#endif
114	return pVCpu->trpm.s.uActiveErrorCode;
115	}
116
117
118	/**
119	* Gets the fault address for the current trap.
120	*
121	* The caller is responsible for making sure there is an active trap 0x0e when
122	* making this request.
123	*
124	* @returns Fault address associated with the trap.
125	* @param pVCpu Pointer to the VMCPU.
126	*/
127	VMMDECL(RTGCUINTPTR) TRPMGetFaultAddress(PVMCPU pVCpu)
128	{
129	AssertMsg(pVCpu->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
130	AssertMsg(pVCpu->trpm.s.uActiveVector == 0xe, ("Not trap 0e!\n"));
131	return pVCpu->trpm.s.uActiveCR2;
132	}
133
134
135	/**
136	* Clears the current active trap/exception/interrupt.
137	*
138	* The caller is responsible for making sure there is an active trap
139	* when making this request.
140	*
141	* @returns VBox status code.
142	* @param pVCpu Pointer to the VMCPU.
143	*/
144	VMMDECL(int) TRPMResetTrap(PVMCPU pVCpu)
145	{
146	/*
147	* Cannot reset non-existing trap!
148	*/
149	if (pVCpu->trpm.s.uActiveVector == ~0U)
150	{
151	AssertMsgFailed(("No active trap!\n"));
152	return VERR_TRPM_NO_ACTIVE_TRAP;
153	}
154
155	/*
156	* Reset it.
157	*/
158	pVCpu->trpm.s.uActiveVector = ~0U;
159	return VINF_SUCCESS;
160	}
161
162
163	/**
164	* Assert trap/exception/interrupt.
165	*
166	* The caller is responsible for making sure there is no active trap
167	* when making this request.
168	*
169	* @returns VBox status code.
170	* @param pVCpu Pointer to the VMCPU.
171	* @param u8TrapNo The trap vector to assert.
172	* @param enmType Trap type.
173	*/
174	VMMDECL(int) TRPMAssertTrap(PVMCPU pVCpu, uint8_t u8TrapNo, TRPMEVENT enmType)
175	{
176	Log2(("TRPMAssertTrap: u8TrapNo=%02x type=%d\n", u8TrapNo, enmType));
177
178	/*
179	* Cannot assert a trap when one is already active.
180	*/
181	if (pVCpu->trpm.s.uActiveVector != ~0U)
182	{
183	AssertMsgFailed(("CPU%d: Active trap %#x\n", pVCpu->idCpu, pVCpu->trpm.s.uActiveVector));
184	return VERR_TRPM_ACTIVE_TRAP;
185	}
186
187	pVCpu->trpm.s.uActiveVector = u8TrapNo;
188	pVCpu->trpm.s.enmActiveType = enmType;
189	pVCpu->trpm.s.uActiveErrorCode = ~(RTGCUINT)0;
190	pVCpu->trpm.s.uActiveCR2 = 0xdeadface;
191	return VINF_SUCCESS;
192	}
193
194
195	/**
196	* Sets the error code of the current trap.
197	* (This function is for use in trap handlers and such.)
198	*
199	* The caller is responsible for making sure there is an active trap
200	* which takes an errorcode when making this request.
201	*
202	* @param pVCpu Pointer to the VMCPU.
203	* @param uErrorCode The new error code.
204	*/
205	VMMDECL(void) TRPMSetErrorCode(PVMCPU pVCpu, RTGCUINT uErrorCode)
206	{
207	Log2(("TRPMSetErrorCode: uErrorCode=%RGv\n", uErrorCode)); /** @todo RTGCUINT mess! */
208	AssertMsg(pVCpu->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
209	pVCpu->trpm.s.uActiveErrorCode = uErrorCode;
210	#ifdef VBOX_STRICT
211	switch (pVCpu->trpm.s.uActiveVector)
212	{
213	case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e:
214	AssertMsg(uErrorCode != ~(RTGCUINT)0, ("Invalid uErrorCode=%#x u8TrapNo=%d\n", uErrorCode, pVCpu->trpm.s.uActiveVector));
215	break;
216	case 0x11: case 0x08:
217	AssertMsg(uErrorCode == 0, ("Invalid uErrorCode=%#x u8TrapNo=%d\n", uErrorCode, pVCpu->trpm.s.uActiveVector));
218	break;
219	default:
220	AssertMsg(uErrorCode == ~(RTGCUINT)0, ("Invalid uErrorCode=%#x u8TrapNo=%d\n", uErrorCode, pVCpu->trpm.s.uActiveVector));
221	break;
222	}
223	#endif
224	}
225
226
227	/**
228	* Sets the error code of the current trap.
229	* (This function is for use in trap handlers and such.)
230	*
231	* The caller is responsible for making sure there is an active trap 0e
232	* when making this request.
233	*
234	* @param pVCpu Pointer to the VMCPU.
235	* @param uCR2 The new fault address (cr2 register).
236	*/
237	VMMDECL(void) TRPMSetFaultAddress(PVMCPU pVCpu, RTGCUINTPTR uCR2)
238	{
239	Log2(("TRPMSetFaultAddress: uCR2=%RGv\n", uCR2));
240	AssertMsg(pVCpu->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
241	AssertMsg(pVCpu->trpm.s.uActiveVector == 0xe, ("Not trap 0e!\n"));
242	pVCpu->trpm.s.uActiveCR2 = uCR2;
243	}
244
245
246	/**
247	* Checks if the current active trap/interrupt/exception/fault/whatever is a software
248	* interrupt or not.
249	*
250	* The caller is responsible for making sure there is an active trap
251	* when making this request.
252	*
253	* @returns true if software interrupt, false if not.
254	*
255	* @param pVCpu Pointer to the VMCPU.
256	*/
257	VMMDECL(bool) TRPMIsSoftwareInterrupt(PVMCPU pVCpu)
258	{
259	AssertMsg(pVCpu->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
260	return (pVCpu->trpm.s.enmActiveType == TRPM_SOFTWARE_INT);
261	}
262
263
264	/**
265	* Check if there is an active trap.
266	*
267	* @returns true if trap active, false if not.
268	* @param pVCpu Pointer to the VMCPU.
269	*/
270	VMMDECL(bool) TRPMHasTrap(PVMCPU pVCpu)
271	{
272	return pVCpu->trpm.s.uActiveVector != ~0U;
273	}
274
275
276	/**
277	* Query all info about the current active trap/interrupt.
278	* If no trap is active active an error code is returned.
279	*
280	* @returns VBox status code.
281	* @param pVCpu Pointer to the VMCPU.
282	* @param pu8TrapNo Where to store the trap number.
283	* @param pEnmType Where to store the trap type
284	* @param puErrorCode Where to store the error code associated with some traps.
285	* ~0U is stored if the trap has no error code.
286	* @param puCR2 Where to store the CR2 associated with a trap 0E.
287	*/
288	VMMDECL(int) TRPMQueryTrapAll(PVMCPU pVCpu, uint8_t pu8TrapNo, TRPMEVENT pEnmType, PRTGCUINT puErrorCode, PRTGCUINTPTR puCR2)
289	{
290	/*
291	* Check if we have a trap at present.
292	*/
293	if (pVCpu->trpm.s.uActiveVector == ~0U)
294	return VERR_TRPM_NO_ACTIVE_TRAP;
295
296	if (pu8TrapNo)
297	*pu8TrapNo = (uint8_t)pVCpu->trpm.s.uActiveVector;
298	if (pEnmType)
299	*pEnmType = pVCpu->trpm.s.enmActiveType;
300	if (puErrorCode)
301	*puErrorCode = pVCpu->trpm.s.uActiveErrorCode;
302	if (puCR2)
303	*puCR2 = pVCpu->trpm.s.uActiveCR2;
304
305	return VINF_SUCCESS;
306	}
307
308
309	/**
310	* Save the active trap.
311	*
312	* This routine useful when doing try/catch in the hypervisor.
313	* Any function which uses temporary trap handlers should
314	* probably also use this facility to save the original trap.
315	*
316	* @param pVM Pointer to the VM.
317	*/
318	VMMDECL(void) TRPMSaveTrap(PVMCPU pVCpu)
319	{
320	pVCpu->trpm.s.uSavedVector = pVCpu->trpm.s.uActiveVector;
321	pVCpu->trpm.s.enmSavedType = pVCpu->trpm.s.enmActiveType;
322	pVCpu->trpm.s.uSavedErrorCode = pVCpu->trpm.s.uActiveErrorCode;
323	pVCpu->trpm.s.uSavedCR2 = pVCpu->trpm.s.uActiveCR2;
324	}
325
326
327	/**
328	* Restore a saved trap.
329	*
330	* Multiple restores of a saved trap is possible.
331	*
332	* @param pVM Pointer to the VM.
333	*/
334	VMMDECL(void) TRPMRestoreTrap(PVMCPU pVCpu)
335	{
336	pVCpu->trpm.s.uActiveVector = pVCpu->trpm.s.uSavedVector;
337	pVCpu->trpm.s.enmActiveType = pVCpu->trpm.s.enmSavedType;
338	pVCpu->trpm.s.uActiveErrorCode = pVCpu->trpm.s.uSavedErrorCode;
339	pVCpu->trpm.s.uActiveCR2 = pVCpu->trpm.s.uSavedCR2;
340	}
341
342
343	#ifdef VBOX_WITH_RAW_MODE_NOT_R0
344	/**
345	* Forward trap or interrupt to the guest's handler
346	*
347	*
348	* @returns VBox status code.
349	* or does not return at all (when the trap is actually forwarded)
350	*
351	* @param pVM Pointer to the VM.
352	* @param pRegFrame Pointer to the register frame for the trap.
353	* @param iGate Trap or interrupt gate number
354	* @param cbInstr Instruction size (only relevant for software interrupts)
355	* @param enmError TRPM_TRAP_HAS_ERRORCODE or TRPM_TRAP_NO_ERRORCODE.
356	* @param enmType TRPM event type
357	* @param iOrgTrap The original trap.
358	* @internal
359	*/
360	VMMDECL(int) TRPMForwardTrap(PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t iGate, uint32_t cbInstr,
361	TRPMERRORCODE enmError, TRPMEVENT enmType, int32_t iOrgTrap)
362	{
363	#ifdef TRPM_FORWARD_TRAPS_IN_GC
364	PVM pVM = pVCpu->CTX_SUFF(pVM);
365	X86EFLAGS eflags;
366	Assert(pVM->cCpus == 1);
367
368	STAM_PROFILE_ADV_START(&pVM->trpm.s.CTX_SUFF_Z(StatForwardProf), a);
369
370	# if defined(VBOX_STRICT) \|\| defined(LOG_ENABLED)
371	if (pRegFrame->eflags.Bits.u1VM)
372	Log(("TRPMForwardTrap-VM: eip=%04X:%04X iGate=%d\n", pRegFrame->cs.Sel, pRegFrame->eip, iGate));
373	else
374	Log(("TRPMForwardTrap: eip=%04X:%08X iGate=%d\n", pRegFrame->cs.Sel, pRegFrame->eip, iGate));
375
376	switch (iGate) {
377	case X86_XCPT_PF:
378	if (pRegFrame->eip == pVCpu->trpm.s.uActiveCR2)
379	{
380	RTGCPTR pCallerGC;
381	# ifdef IN_RC
382	int rc = MMGCRamRead(pVM, &pCallerGC, (void *)pRegFrame->esp, sizeof(pCallerGC));
383	# else
384	int rc = PGMPhysSimpleReadGCPtr(pVCpu, &pCallerGC, (RTGCPTR)pRegFrame->esp, sizeof(pCallerGC));
385	# endif
386	if (RT_SUCCESS(rc))
387	Log(("TRPMForwardTrap: caller=%RGv\n", pCallerGC));
388	}
389	/* no break */
390	case X86_XCPT_DF:
391	case X86_XCPT_TS:
392	case X86_XCPT_NP:
393	case X86_XCPT_SS:
394	case X86_XCPT_GP:
395	case X86_XCPT_AC:
396	Assert(enmError == TRPM_TRAP_HAS_ERRORCODE \|\| enmType == TRPM_SOFTWARE_INT);
397	break;
398
399	default:
400	Assert(enmError == TRPM_TRAP_NO_ERRORCODE);
401	break;
402	}
403	# endif /* VBOX_STRICT \|\| LOG_ENABLED */
404
405	/* Retrieve the eflags including the virtualized bits. */
406	/* Note: hackish as the cpumctxcore structure doesn't contain the right value */
407	eflags.u32 = CPUMRawGetEFlags(pVCpu);
408
409	/* VMCPU_FF_INHIBIT_INTERRUPTS should be cleared upfront or don't call this function at all for dispatching hardware interrupts. */
410	Assert(enmType != TRPM_HARDWARE_INT \|\| !VMCPU_FF_ISSET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS));
411
412	/*
413	* If it's a real guest trap and the guest's page fault handler is marked as safe for GC execution, then we call it directly.
414	* Well, only if the IF flag is set.
415	*/
416	/** @todo if the trap handler was modified and marked invalid, then we should now go back to the host context and install a new patch. */
417	if ( pVM->trpm.s.aGuestTrapHandler[iGate]
418	&& (eflags.Bits.u1IF)
419	#ifndef VBOX_RAW_V86
420	&& !(eflags.Bits.u1VM) /** @todo implement when needed (illegal for same privilege level transfers). */
421	#endif
422	&& !PATMIsPatchGCAddr(pVM, pRegFrame->eip)
423	)
424	{
425	uint16_t cbIDT;
426	RTGCPTR GCPtrIDT = (RTGCPTR)CPUMGetGuestIDTR(pVCpu, &cbIDT);
427	uint32_t cpl;
428	VBOXIDTE GuestIdte;
429	RTGCPTR pIDTEntry;
430	int rc;
431
432	Assert(PATMAreInterruptsEnabledByCtxCore(pVM, pRegFrame));
433	Assert(!VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT \| VMCPU_FF_TRPM_SYNC_IDT \| VMCPU_FF_SELM_SYNC_TSS));
434
435	if (GCPtrIDT && iGate * sizeof(VBOXIDTE) >= cbIDT)
436	goto failure;
437
438	/* Get the current privilege level. */
439	cpl = CPUMGetGuestCPL(pVCpu);
440
441	/*
442	* BIG TODO: The checks are not complete. see trap and interrupt dispatching section in Intel docs for details
443	* All very obscure, but still necessary.
444	* Currently only some CS & TSS selector checks are missing.
445	*
446	*/
447	pIDTEntry = (RTGCPTR)((RTGCUINTPTR)GCPtrIDT + sizeof(VBOXIDTE) * iGate);
448	#ifdef IN_RC
449	rc = MMGCRamRead(pVM, &GuestIdte, (void *)(uintptr_t)pIDTEntry, sizeof(GuestIdte));
450	#else
451	rc = PGMPhysSimpleReadGCPtr(pVCpu, &GuestIdte, pIDTEntry, sizeof(GuestIdte));
452	#endif
453	if (RT_FAILURE(rc))
454	{
455	/* The page might be out of sync. / /* @todo might cross a page boundary) */
456	Log(("Page %RGv out of sync -> prefetch and try again\n", pIDTEntry));
457	rc = PGMPrefetchPage(pVCpu, pIDTEntry); /** @todo r=bird: rainy day: this isn't entirely safe because of access bit virtualiziation and CSAM. */
458	if (rc != VINF_SUCCESS)
459	{
460	Log(("TRPMForwardTrap: PGMPrefetchPage failed with rc=%Rrc\n", rc));
461	goto failure;
462	}
463	#ifdef IN_RC
464	rc = MMGCRamRead(pVM, &GuestIdte, (void *)(uintptr_t)pIDTEntry, sizeof(GuestIdte));
465	#else
466	rc = PGMPhysSimpleReadGCPtr(pVCpu, &GuestIdte, pIDTEntry, sizeof(GuestIdte));
467	#endif
468	}
469	if ( RT_SUCCESS(rc)
470	&& GuestIdte.Gen.u1Present
471	&& (GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_TRAP_32 \|\| GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_INT_32)
472	&& (GuestIdte.Gen.u2DPL == 3 \|\| GuestIdte.Gen.u2DPL == 0)
473	&& (GuestIdte.Gen.u16SegSel & 0xfffc) /* must not be zero */
474	&& (enmType == TRPM_TRAP \|\| enmType == TRPM_HARDWARE_INT \|\| cpl <= GuestIdte.Gen.u2DPL) /* CPL <= DPL if software int */
475	)
476	{
477	RTGCPTR pHandler, dummy;
478	RTGCPTR pTrapStackGC;
479
480	pHandler = (RTGCPTR)VBOXIDTE_OFFSET(GuestIdte);
481
482	/* Note: SELMValidateAndConvertCSAddr checks for code type, memory type, selector validity. */
483	/** @todo dpl <= cpl else GPF */
484
485	/* Note: don't use current eflags as we might be in V86 mode and the IDT always contains protected mode selectors */
486	X86EFLAGS fakeflags;
487	fakeflags.u32 = 0;
488
489	rc = SELMValidateAndConvertCSAddr(pVCpu, fakeflags, 0, GuestIdte.Gen.u16SegSel, NULL, pHandler, &dummy);
490	if (rc == VINF_SUCCESS)
491	{
492	VBOXGDTR gdtr = {0, 0};
493	bool fConforming = false;
494	int idx = 0;
495	uint32_t dpl;
496	uint32_t ss_r0;
497	uint32_t esp_r0;
498	X86DESC Desc;
499	RTGCPTR pGdtEntry;
500
501	CPUMGetGuestGDTR(pVCpu, &gdtr);
502	Assert(gdtr.pGdt && gdtr.cbGdt > GuestIdte.Gen.u16SegSel);
503
504	if (!gdtr.pGdt)
505	goto failure;
506
507	pGdtEntry = gdtr.pGdt + (GuestIdte.Gen.u16SegSel >> X86_SEL_SHIFT) * sizeof(X86DESC);
508	#ifdef IN_RC
509	rc = MMGCRamRead(pVM, &Desc, (void *)(uintptr_t)pGdtEntry, sizeof(Desc));
510	#else
511	rc = PGMPhysSimpleReadGCPtr(pVCpu, &Desc, pGdtEntry, sizeof(Desc));
512	#endif
513	if (RT_FAILURE(rc))
514	{
515	/* The page might be out of sync. / /* @todo might cross a page boundary) */
516	Log(("Page %RGv out of sync -> prefetch and try again\n", pGdtEntry));
517	rc = PGMPrefetchPage(pVCpu, pGdtEntry); /** @todo r=bird: rainy day: this isn't entirely safe because of access bit virtualiziation and CSAM. */
518	if (rc != VINF_SUCCESS)
519	{
520	Log(("PGMPrefetchPage failed with rc=%Rrc\n", rc));
521	goto failure;
522	}
523	#ifdef IN_RC
524	rc = MMGCRamRead(pVM, &Desc, (void *)(uintptr_t)pGdtEntry, sizeof(Desc));
525	#else
526	rc = PGMPhysSimpleReadGCPtr(pVCpu, &Desc, pGdtEntry, sizeof(Desc));
527	#endif
528	if (RT_FAILURE(rc))
529	{
530	Log(("MMGCRamRead failed with %Rrc\n", rc));
531	goto failure;
532	}
533	}
534
535	if (Desc.Gen.u4Type & X86_SEL_TYPE_CONF)
536	{
537	Log(("Conforming code selector\n"));
538	fConforming = true;
539	}
540	/** @todo check descriptor type!! */
541
542	dpl = Desc.Gen.u2Dpl;
543
544	if (!fConforming && dpl < cpl) /* to inner privilege level */
545	{
546	rc = SELMGetRing1Stack(pVM, &ss_r0, &esp_r0);
547	if (RT_FAILURE(rc))
548	goto failure;
549
550	Assert((ss_r0 & X86_SEL_RPL) == 1);
551
552	if ( !esp_r0
553	\|\| !ss_r0
554	\|\| (ss_r0 & X86_SEL_RPL) != ((dpl == 0) ? 1 : dpl)
555	\|\| SELMToFlatBySelEx(pVCpu, fakeflags, ss_r0, (RTGCPTR)esp_r0, SELMTOFLAT_FLAGS_CPL1,
556	(PRTGCPTR)&pTrapStackGC, NULL) != VINF_SUCCESS
557	)
558	{
559	Log(("Invalid ring 0 stack %04X:%08RX32\n", ss_r0, esp_r0));
560	goto failure;
561	}
562	}
563	else
564	if (fConforming \|\| dpl == cpl) /* to the same privilege level */
565	{
566	ss_r0 = pRegFrame->ss.Sel;
567	esp_r0 = pRegFrame->esp;
568
569	if ( eflags.Bits.u1VM /* illegal */
570	\|\| SELMToFlatBySelEx(pVCpu, fakeflags, ss_r0, (RTGCPTR)esp_r0, SELMTOFLAT_FLAGS_CPL1,
571	(PRTGCPTR)&pTrapStackGC, NULL) != VINF_SUCCESS)
572	{
573	AssertMsgFailed(("Invalid stack %04X:%08RX32??? (VM=%d)\n", ss_r0, esp_r0, eflags.Bits.u1VM));
574	goto failure;
575	}
576	}
577	else
578	{
579	Log(("Invalid cpl-dpl combo %d vs %d\n", cpl, dpl));
580	goto failure;
581	}
582	/*
583	* Build trap stack frame on guest handler's stack
584	*/
585	uint32_t *pTrapStack;
586	#ifdef IN_RC
587	Assert(eflags.Bits.u1VM \|\| (pRegFrame->ss.Sel & X86_SEL_RPL) != 0);
588	/* Check maximum amount we need (10 when executing in V86 mode) */
589	rc = PGMVerifyAccess(pVCpu, (RTGCUINTPTR)pTrapStackGC - 10sizeof(uint32_t), 10 sizeof(uint32_t), X86_PTE_RW);
590	pTrapStack = (uint32_t *)(uintptr_t)pTrapStackGC;
591	#else
592	Assert(eflags.Bits.u1VM \|\| (pRegFrame->ss.Sel & X86_SEL_RPL) == 0 \|\| (pRegFrame->ss.Sel & X86_SEL_RPL) == 3);
593	/* Check maximum amount we need (10 when executing in V86 mode) */
594	if ((pTrapStackGC >> PAGE_SHIFT) != ((pTrapStackGC - 10sizeof(uint32_t)) >> PAGE_SHIFT)) / fail if we cross a page boundary */
595	goto failure;
596	PGMPAGEMAPLOCK PageMappingLock;
597	rc = PGMPhysGCPtr2CCPtr(pVCpu, pTrapStackGC, (void **)&pTrapStack, &PageMappingLock);
598	if (RT_FAILURE(rc))
599	{
600	AssertRC(rc);
601	goto failure;
602	}
603	#endif
604	if (rc == VINF_SUCCESS)
605	{
606	/** if eflags.Bits.u1VM then push gs, fs, ds, es */
607	if (eflags.Bits.u1VM)
608	{
609	Log(("TRAP%02X: (VM) Handler %04X:%RGv Stack %04X:%08X RPL=%d CR2=%08X\n", iGate, GuestIdte.Gen.u16SegSel, pHandler, ss_r0, esp_r0, (pRegFrame->ss.Sel & X86_SEL_RPL), pVCpu->trpm.s.uActiveCR2));
610	pTrapStack[--idx] = pRegFrame->gs.Sel;
611	pTrapStack[--idx] = pRegFrame->fs.Sel;
612	pTrapStack[--idx] = pRegFrame->ds.Sel;
613	pTrapStack[--idx] = pRegFrame->es.Sel;
614
615	/* clear ds, es, fs & gs in current context */
616	pRegFrame->ds.Sel = pRegFrame->es.Sel = pRegFrame->fs.Sel = pRegFrame->gs.Sel = 0;
617	}
618	else
619	Log(("TRAP%02X: Handler %04X:%RGv Stack %04X:%08X RPL=%d CR2=%08X\n", iGate, GuestIdte.Gen.u16SegSel, pHandler, ss_r0, esp_r0, (pRegFrame->ss.Sel & X86_SEL_RPL), pVCpu->trpm.s.uActiveCR2));
620
621	if (!fConforming && dpl < cpl)
622	{
623	if ((pRegFrame->ss.Sel & X86_SEL_RPL) == 1 && !eflags.Bits.u1VM)
624	pTrapStack[--idx] = pRegFrame->ss.Sel & ~1; /* Mask away traces of raw ring execution (ring 1). */
625	else
626	pTrapStack[--idx] = pRegFrame->ss.Sel;
627
628	pTrapStack[--idx] = pRegFrame->esp;
629	}
630
631	/* Note: We use the eflags copy, that includes the virtualized bits! */
632	/* Note: Not really necessary as we grab include those bits in the trap/irq handler trampoline */
633	pTrapStack[--idx] = eflags.u32;
634
635	if ((pRegFrame->cs.Sel & X86_SEL_RPL) == 1 && !eflags.Bits.u1VM)
636	pTrapStack[--idx] = pRegFrame->cs.Sel & ~1; /* Mask away traces of raw ring execution (ring 1). */
637	else
638	pTrapStack[--idx] = pRegFrame->cs.Sel;
639
640	if (enmType == TRPM_SOFTWARE_INT)
641	{
642	Assert(cbInstr);
643	pTrapStack[--idx] = pRegFrame->eip + cbInstr; /* return address = next instruction */
644	}
645	else
646	pTrapStack[--idx] = pRegFrame->eip;
647
648	if (enmError == TRPM_TRAP_HAS_ERRORCODE)
649	{
650	pTrapStack[--idx] = pVCpu->trpm.s.uActiveErrorCode;
651	}
652
653	Assert(esp_r0 > -idx*sizeof(uint32_t));
654	/* Adjust ESP accordingly */
655	esp_r0 += idx*sizeof(uint32_t);
656
657	/* Mask away dangerous flags for the trap/interrupt handler. */
658	eflags.u32 &= ~(X86_EFL_TF \| X86_EFL_VM \| X86_EFL_RF \| X86_EFL_NT);
659	#ifdef DEBUG
660	for (int j = idx; j < 0; j++)
661	Log4(("Stack %RRv pos %02d: %08x\n", &pTrapStack[j], j, pTrapStack[j]));
662
663	Log4(("eax=%08x ebx=%08x ecx=%08x edx=%08x esi=%08x edi=%08x\n"
664	"eip=%08x esp=%08x ebp=%08x iopl=%d\n"
665	"cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08x\n",
666	pRegFrame->eax, pRegFrame->ebx, pRegFrame->ecx, pRegFrame->edx, pRegFrame->esi, pRegFrame->edi,
667	pRegFrame->eip, pRegFrame->esp, pRegFrame->ebp, eflags.Bits.u2IOPL,
668	pRegFrame->cs.Sel, pRegFrame->ds.Sel, pRegFrame->es.Sel,
669	pRegFrame->fs.Sel, pRegFrame->gs.Sel, eflags.u32));
670	#endif
671
672	Log(("PATM Handler %RRv Adjusted stack %08X new EFLAGS=%08X idx=%d dpl=%d cpl=%d\n", pVM->trpm.s.aGuestTrapHandler[iGate], esp_r0, eflags.u32, idx, dpl, cpl));
673
674	/* Make sure the internal guest context structure is up-to-date. */
675	if (iGate == X86_XCPT_PF)
676	CPUMSetGuestCR2(pVCpu, pVCpu->trpm.s.uActiveCR2);
677
678	#ifdef IN_RC
679	/* Turn off interrupts for interrupt gates. */
680	if (GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_INT_32)
681	CPUMRawSetEFlags(pVCpu, eflags.u32 & ~X86_EFL_IF);
682
683	/* The virtualized bits must be removed again!! */
684	eflags.Bits.u1IF = 1;
685	eflags.Bits.u2IOPL = 0;
686
687	Assert(eflags.Bits.u1IF);
688	Assert(eflags.Bits.u2IOPL == 0);
689	STAM_COUNTER_INC(&pVM->trpm.s.CTX_SUFF(paStatForwardedIRQ)[iGate]);
690	STAM_PROFILE_ADV_STOP(&pVM->trpm.s.CTX_SUFF_Z(StatForwardProf), a);
691	if (iOrgTrap >= 0 && iOrgTrap < (int)RT_ELEMENTS(pVM->trpm.s.aStatGCTraps))
692	STAM_PROFILE_ADV_STOP(&pVM->trpm.s.aStatGCTraps[iOrgTrap], o);
693
694	PGMRZDynMapReleaseAutoSet(pVCpu);
695	CPUMGCCallGuestTrapHandler(pRegFrame, GuestIdte.Gen.u16SegSel \| 1, pVM->trpm.s.aGuestTrapHandler[iGate],
696	eflags.u32, ss_r0, (RTRCPTR)esp_r0);
697	/* does not return */
698	#else
699	/* Turn off interrupts for interrupt gates. */
700	if (GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_INT_32)
701	eflags.Bits.u1IF = 0;
702
703	pRegFrame->eflags.u32 = eflags.u32;
704
705	pRegFrame->eip = pVM->trpm.s.aGuestTrapHandler[iGate];
706	pRegFrame->cs.Sel = GuestIdte.Gen.u16SegSel;
707	pRegFrame->esp = esp_r0;
708	pRegFrame->ss.Sel = ss_r0 & ~X86_SEL_RPL; /* set rpl to ring 0 */
709	STAM_PROFILE_ADV_STOP(&pVM->trpm.s.CTX_SUFF_Z(StatForwardProf), a);
710	PGMPhysReleasePageMappingLock(pVM, &PageMappingLock);
711	NOREF(iOrgTrap);
712	return VINF_SUCCESS;
713	#endif
714	}
715	else
716	Log(("TRAP%02X: PGMVerifyAccess %RGv failed with %Rrc -> forward to REM\n", iGate, pTrapStackGC, rc));
717	}
718	else
719	Log(("SELMValidateAndConvertCSAddr failed with %Rrc\n", rc));
720	}
721	else
722	Log(("MMRamRead %RGv size %d failed with %Rrc\n", (RTGCUINTPTR)GCPtrIDT + sizeof(VBOXIDTE) * iGate, sizeof(GuestIdte), rc));
723	}
724	else
725	{
726	Log(("Refused to forward trap: eflags=%08x IF=%d\n", eflags.u32, eflags.Bits.u1IF));
727	#ifdef VBOX_WITH_STATISTICS
728	if (pVM->trpm.s.aGuestTrapHandler[iGate] == TRPM_INVALID_HANDLER)
729	STAM_COUNTER_INC(&pVM->trpm.s.StatForwardFailNoHandler);
730	else if (PATMIsPatchGCAddr(pVM, pRegFrame->eip))
731	STAM_COUNTER_INC(&pVM->trpm.s.StatForwardFailPatchAddr);
732	#endif
733	}
734	failure:
735	STAM_COUNTER_INC(&pVM->trpm.s.CTX_SUFF_Z(StatForwardFail));
736	STAM_PROFILE_ADV_STOP(&pVM->trpm.s.CTX_SUFF_Z(StatForwardProf), a);
737
738	Log(("TRAP%02X: forwarding to REM (ss rpl=%d eflags=%08X VMIF=%d handler=%08X\n", iGate, pRegFrame->ss.Sel & X86_SEL_RPL, pRegFrame->eflags.u32, PATMAreInterruptsEnabledByCtxCore(pVM, pRegFrame), pVM->trpm.s.aGuestTrapHandler[iGate]));
739	#endif
740	return VINF_EM_RAW_GUEST_TRAP;
741	}
742	#endif /* VBOX_WITH_RAW_MODE_NOT_R0 */
743
744
745	/**
746	* Raises a cpu exception which doesn't take an error code.
747	*
748	* This function may or may not dispatch the exception before returning.
749	*
750	* @returns VBox status code fit for scheduling.
751	* @retval VINF_EM_RAW_GUEST_TRAP if the exception was left pending.
752	* @retval VINF_TRPM_XCPT_DISPATCHED if the exception was raised and dispatched for raw-mode execution.
753	* @retval VINF_EM_RESCHEDULE_REM if the exception was dispatched and cannot be executed in raw-mode.
754	*
755	* @param pVM Pointer to the VM.
756	* @param pCtxCore The CPU context core.
757	* @param enmXcpt The exception.
758	*/
759	VMMDECL(int) TRPMRaiseXcpt(PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, X86XCPT enmXcpt)
760	{
761	LogFlow(("TRPMRaiseXcptErr: cs:eip=%RTsel:%RX32 enmXcpt=%#x\n", pCtxCore->cs.Sel, pCtxCore->eip, enmXcpt));
762	/** @todo dispatch the trap. */
763	pVCpu->trpm.s.uActiveVector = enmXcpt;
764	pVCpu->trpm.s.enmActiveType = TRPM_TRAP;
765	pVCpu->trpm.s.uActiveErrorCode = 0xdeadbeef;
766	pVCpu->trpm.s.uActiveCR2 = 0xdeadface;
767	return VINF_EM_RAW_GUEST_TRAP;
768	}
769
770
771	/**
772	* Raises a cpu exception with an errorcode.
773	*
774	* This function may or may not dispatch the exception before returning.
775	*
776	* @returns VBox status code fit for scheduling.
777	* @retval VINF_EM_RAW_GUEST_TRAP if the exception was left pending.
778	* @retval VINF_TRPM_XCPT_DISPATCHED if the exception was raised and dispatched for raw-mode execution.
779	* @retval VINF_EM_RESCHEDULE_REM if the exception was dispatched and cannot be executed in raw-mode.
780	*
781	* @param pVM Pointer to the VM.
782	* @param pCtxCore The CPU context core.
783	* @param enmXcpt The exception.
784	* @param uErr The error code.
785	*/
786	VMMDECL(int) TRPMRaiseXcptErr(PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, X86XCPT enmXcpt, uint32_t uErr)
787	{
788	LogFlow(("TRPMRaiseXcptErr: cs:eip=%RTsel:%RX32 enmXcpt=%#x uErr=%RX32\n", pCtxCore->cs.Sel, pCtxCore->eip, enmXcpt, uErr));
789	/** @todo dispatch the trap. */
790	pVCpu->trpm.s.uActiveVector = enmXcpt;
791	pVCpu->trpm.s.enmActiveType = TRPM_TRAP;
792	pVCpu->trpm.s.uActiveErrorCode = uErr;
793	pVCpu->trpm.s.uActiveCR2 = 0xdeadface;
794	return VINF_EM_RAW_GUEST_TRAP;
795	}
796
797
798	/**
799	* Raises a cpu exception with an errorcode and CR2.
800	*
801	* This function may or may not dispatch the exception before returning.
802	*
803	* @returns VBox status code fit for scheduling.
804	* @retval VINF_EM_RAW_GUEST_TRAP if the exception was left pending.
805	* @retval VINF_TRPM_XCPT_DISPATCHED if the exception was raised and dispatched for raw-mode execution.
806	* @retval VINF_EM_RESCHEDULE_REM if the exception was dispatched and cannot be executed in raw-mode.
807	*
808	* @param pVM Pointer to the VM.
809	* @param pCtxCore The CPU context core.
810	* @param enmXcpt The exception.
811	* @param uErr The error code.
812	* @param uCR2 The CR2 value.
813	*/
814	VMMDECL(int) TRPMRaiseXcptErrCR2(PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, X86XCPT enmXcpt, uint32_t uErr, RTGCUINTPTR uCR2)
815	{
816	LogFlow(("TRPMRaiseXcptErr: cs:eip=%RTsel:%RX32 enmXcpt=%#x uErr=%RX32 uCR2=%RGv\n", pCtxCore->cs.Sel, pCtxCore->eip, enmXcpt, uErr, uCR2));
817	/** @todo dispatch the trap. */
818	pVCpu->trpm.s.uActiveVector = enmXcpt;
819	pVCpu->trpm.s.enmActiveType = TRPM_TRAP;
820	pVCpu->trpm.s.uActiveErrorCode = uErr;
821	pVCpu->trpm.s.uActiveCR2 = uCR2;
822	return VINF_EM_RAW_GUEST_TRAP;
823	}
824
825
826	/**
827	* Clear guest trap/interrupt gate handler
828	*
829	* @returns VBox status code.
830	* @param pVM Pointer to the VM.
831	* @param iTrap Interrupt/trap number.
832	*/
833	VMMDECL(int) trpmClearGuestTrapHandler(PVM pVM, unsigned iTrap)
834	{
835	/*
836	* Validate.
837	*/
838	if (iTrap >= RT_ELEMENTS(pVM->trpm.s.aIdt))
839	{
840	AssertMsg(iTrap < TRPM_HANDLER_INT_BASE, ("Illegal gate number %d!\n", iTrap));
841	return VERR_INVALID_PARAMETER;
842	}
843
844	if (ASMBitTest(&pVM->trpm.s.au32IdtPatched[0], iTrap))
845	#ifdef IN_RING3
846	trpmR3ClearPassThroughHandler(pVM, iTrap);
847	#else
848	AssertFailed();
849	#endif
850
851	pVM->trpm.s.aGuestTrapHandler[iTrap] = TRPM_INVALID_HANDLER;
852	return VINF_SUCCESS;
853	}
854

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMAll/TRPMAll.cpp@ 42699

Download in other formats: