PGMAllShw.h@ 85704

Last change on this file since 85704 was 82968, checked in by vboxsync, 5 years ago
Copyright year updates by scm.
Property svn:eol-style set to `native` Property svn:keywords set to `Id Revision`
File size: 23.6 KB

Line
1	/* $Id: PGMAllShw.h 82968 2020-02-04 10:35:17Z vboxsync $ */
2	/** @file
3	* VBox - Page Manager, Shadow Paging Template - All context code.
4	*/
5
6	/*
7	* Copyright (C) 2006-2020 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18
19	/*********************************************************************************************************************************
20	* Defined Constants And Macros *
21	*********************************************************************************************************************************/
22	#undef SHWPT
23	#undef PSHWPT
24	#undef SHWPTE
25	#undef PSHWPTE
26	#undef SHWPD
27	#undef PSHWPD
28	#undef SHWPDE
29	#undef PSHWPDE
30	#undef SHW_PDE_PG_MASK
31	#undef SHW_PD_SHIFT
32	#undef SHW_PD_MASK
33	#undef SHW_PTE_PG_MASK
34	#undef SHW_PTE_IS_P
35	#undef SHW_PTE_IS_RW
36	#undef SHW_PTE_IS_US
37	#undef SHW_PTE_IS_A
38	#undef SHW_PTE_IS_D
39	#undef SHW_PTE_IS_P_RW
40	#undef SHW_PTE_IS_TRACK_DIRTY
41	#undef SHW_PTE_GET_HCPHYS
42	#undef SHW_PTE_GET_U
43	#undef SHW_PTE_LOG64
44	#undef SHW_PTE_SET
45	#undef SHW_PTE_ATOMIC_SET
46	#undef SHW_PTE_ATOMIC_SET2
47	#undef SHW_PTE_SET_RO
48	#undef SHW_PTE_SET_RW
49	#undef SHW_PT_SHIFT
50	#undef SHW_PT_MASK
51	#undef SHW_TOTAL_PD_ENTRIES
52	#undef SHW_PDPT_SHIFT
53	#undef SHW_PDPT_MASK
54	#undef SHW_PDPE_PG_MASK
55
56	#if PGM_SHW_TYPE == PGM_TYPE_32BIT \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_32BIT
57	# define SHWPT X86PT
58	# define PSHWPT PX86PT
59	# define SHWPTE X86PTE
60	# define PSHWPTE PX86PTE
61	# define SHWPD X86PD
62	# define PSHWPD PX86PD
63	# define SHWPDE X86PDE
64	# define PSHWPDE PX86PDE
65	# define SHW_PDE_PG_MASK X86_PDE_PG_MASK
66	# define SHW_PD_SHIFT X86_PD_SHIFT
67	# define SHW_PD_MASK X86_PD_MASK
68	# define SHW_TOTAL_PD_ENTRIES X86_PG_ENTRIES
69	# define SHW_PTE_PG_MASK X86_PTE_PG_MASK
70	# define SHW_PTE_IS_P(Pte) ( (Pte).n.u1Present )
71	# define SHW_PTE_IS_RW(Pte) ( (Pte).n.u1Write )
72	# define SHW_PTE_IS_US(Pte) ( (Pte).n.u1User )
73	# define SHW_PTE_IS_A(Pte) ( (Pte).n.u1Accessed )
74	# define SHW_PTE_IS_D(Pte) ( (Pte).n.u1Dirty )
75	# define SHW_PTE_IS_P_RW(Pte) ( (Pte).n.u1Present && (Pte).n.u1Write )
76	# define SHW_PTE_IS_TRACK_DIRTY(Pte) ( !!((Pte).u & PGM_PTFLAGS_TRACK_DIRTY) )
77	# define SHW_PTE_GET_HCPHYS(Pte) ( (Pte).u & X86_PTE_PG_MASK )
78	# define SHW_PTE_LOG64(Pte) ( (uint64_t)(Pte).u )
79	# define SHW_PTE_GET_U(Pte) ( (Pte).u ) /*< Use with care. /
80	# define SHW_PTE_SET(Pte, uNew) do { (Pte).u = (uNew); } while (0)
81	# define SHW_PTE_ATOMIC_SET(Pte, uNew) do { ASMAtomicWriteU32(&(Pte).u, (uNew)); } while (0)
82	# define SHW_PTE_ATOMIC_SET2(Pte, Pte2) do { ASMAtomicWriteU32(&(Pte).u, (Pte2).u); } while (0)
83	# define SHW_PTE_SET_RO(Pte) do { (Pte).n.u1Write = 0; } while (0)
84	# define SHW_PTE_SET_RW(Pte) do { (Pte).n.u1Write = 1; } while (0)
85	# define SHW_PT_SHIFT X86_PT_SHIFT
86	# define SHW_PT_MASK X86_PT_MASK
87
88	#elif PGM_SHW_TYPE == PGM_TYPE_EPT
89	# define SHWPT EPTPT
90	# define PSHWPT PEPTPT
91	# define SHWPTE EPTPTE
92	# define PSHWPTE PEPTPTE
93	# define SHWPD EPTPD
94	# define PSHWPD PEPTPD
95	# define SHWPDE EPTPDE
96	# define PSHWPDE PEPTPDE
97	# define SHW_PDE_PG_MASK EPT_PDE_PG_MASK
98	# define SHW_PD_SHIFT EPT_PD_SHIFT
99	# define SHW_PD_MASK EPT_PD_MASK
100	# define SHW_PTE_PG_MASK EPT_PTE_PG_MASK
101	# define SHW_PTE_IS_P(Pte) ( (Pte).n.u1Present ) /* Approximation, works for us. */
102	# define SHW_PTE_IS_RW(Pte) ( (Pte).n.u1Write )
103	# define SHW_PTE_IS_US(Pte) ( true )
104	# define SHW_PTE_IS_A(Pte) ( true )
105	# define SHW_PTE_IS_D(Pte) ( true )
106	# define SHW_PTE_IS_P_RW(Pte) ( (Pte).n.u1Present && (Pte).n.u1Write )
107	# define SHW_PTE_IS_TRACK_DIRTY(Pte) ( false )
108	# define SHW_PTE_GET_HCPHYS(Pte) ( (Pte).u & X86_PTE_PG_MASK )
109	# define SHW_PTE_LOG64(Pte) ( (Pte).u )
110	# define SHW_PTE_GET_U(Pte) ( (Pte).u ) /*< Use with care. /
111	# define SHW_PTE_SET(Pte, uNew) do { (Pte).u = (uNew); } while (0)
112	# define SHW_PTE_ATOMIC_SET(Pte, uNew) do { ASMAtomicWriteU64(&(Pte).u, (uNew)); } while (0)
113	# define SHW_PTE_ATOMIC_SET2(Pte, Pte2) do { ASMAtomicWriteU64(&(Pte).u, (Pte2).u); } while (0)
114	# define SHW_PTE_SET_RO(Pte) do { (Pte).n.u1Write = 0; } while (0)
115	# define SHW_PTE_SET_RW(Pte) do { (Pte).n.u1Write = 1; } while (0)
116	# define SHW_PT_SHIFT EPT_PT_SHIFT
117	# define SHW_PT_MASK EPT_PT_MASK
118	# define SHW_PDPT_SHIFT EPT_PDPT_SHIFT
119	# define SHW_PDPT_MASK EPT_PDPT_MASK
120	# define SHW_PDPE_PG_MASK EPT_PDPE_PG_MASK
121	# define SHW_TOTAL_PD_ENTRIES (EPT_PG_AMD64_ENTRIES*EPT_PG_AMD64_PDPE_ENTRIES)
122
123	#else
124	# define SHWPT PGMSHWPTPAE
125	# define PSHWPT PPGMSHWPTPAE
126	# define SHWPTE PGMSHWPTEPAE
127	# define PSHWPTE PPGMSHWPTEPAE
128	# define SHWPD X86PDPAE
129	# define PSHWPD PX86PDPAE
130	# define SHWPDE X86PDEPAE
131	# define PSHWPDE PX86PDEPAE
132	# define SHW_PDE_PG_MASK X86_PDE_PAE_PG_MASK
133	# define SHW_PD_SHIFT X86_PD_PAE_SHIFT
134	# define SHW_PD_MASK X86_PD_PAE_MASK
135	# define SHW_PTE_PG_MASK X86_PTE_PAE_PG_MASK
136	# define SHW_PTE_IS_P(Pte) PGMSHWPTEPAE_IS_P(Pte)
137	# define SHW_PTE_IS_RW(Pte) PGMSHWPTEPAE_IS_RW(Pte)
138	# define SHW_PTE_IS_US(Pte) PGMSHWPTEPAE_IS_US(Pte)
139	# define SHW_PTE_IS_A(Pte) PGMSHWPTEPAE_IS_A(Pte)
140	# define SHW_PTE_IS_D(Pte) PGMSHWPTEPAE_IS_D(Pte)
141	# define SHW_PTE_IS_P_RW(Pte) PGMSHWPTEPAE_IS_P_RW(Pte)
142	# define SHW_PTE_IS_TRACK_DIRTY(Pte) PGMSHWPTEPAE_IS_TRACK_DIRTY(Pte)
143	# define SHW_PTE_GET_HCPHYS(Pte) PGMSHWPTEPAE_GET_HCPHYS(Pte)
144	# define SHW_PTE_LOG64(Pte) PGMSHWPTEPAE_GET_LOG(Pte)
145	# define SHW_PTE_GET_U(Pte) PGMSHWPTEPAE_GET_U(Pte) /*< Use with care. /
146	# define SHW_PTE_SET(Pte, uNew) PGMSHWPTEPAE_SET(Pte, uNew)
147	# define SHW_PTE_ATOMIC_SET(Pte, uNew) PGMSHWPTEPAE_ATOMIC_SET(Pte, uNew)
148	# define SHW_PTE_ATOMIC_SET2(Pte, Pte2) PGMSHWPTEPAE_ATOMIC_SET2(Pte, Pte2)
149	# define SHW_PTE_SET_RO(Pte) PGMSHWPTEPAE_SET_RO(Pte)
150	# define SHW_PTE_SET_RW(Pte) PGMSHWPTEPAE_SET_RW(Pte)
151	# define SHW_PT_SHIFT X86_PT_PAE_SHIFT
152	# define SHW_PT_MASK X86_PT_PAE_MASK
153
154	# if PGM_SHW_TYPE == PGM_TYPE_AMD64 \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_AMD64 \|\| /* whatever: */ PGM_SHW_TYPE == PGM_TYPE_NONE
155	# define SHW_PDPT_SHIFT X86_PDPT_SHIFT
156	# define SHW_PDPT_MASK X86_PDPT_MASK_AMD64
157	# define SHW_PDPE_PG_MASK X86_PDPE_PG_MASK
158	# define SHW_TOTAL_PD_ENTRIES (X86_PG_AMD64_ENTRIES * X86_PG_AMD64_PDPE_ENTRIES)
159
160	# elif PGM_SHW_TYPE == PGM_TYPE_PAE \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_PAE
161	# define SHW_PDPT_SHIFT X86_PDPT_SHIFT
162	# define SHW_PDPT_MASK X86_PDPT_MASK_PAE
163	# define SHW_PDPE_PG_MASK X86_PDPE_PG_MASK
164	# define SHW_TOTAL_PD_ENTRIES (X86_PG_PAE_ENTRIES * X86_PG_PAE_PDPE_ENTRIES)
165
166	# else
167	# error "Misconfigured PGM_SHW_TYPE or something..."
168	# endif
169	#endif
170
171	#if PGM_SHW_TYPE == PGM_TYPE_NONE && PGM_TYPE_IS_NESTED_OR_EPT(PGM_SHW_TYPE)
172	# error "PGM_TYPE_IS_NESTED_OR_EPT is true for PGM_TYPE_NONE!"
173	#endif
174
175
176
177	/*********************************************************************************************************************************
178	* Internal Functions *
179	*********************************************************************************************************************************/
180	RT_C_DECLS_BEGIN
181	PGM_SHW_DECL(int, GetPage)(PVMCPUCC pVCpu, RTGCUINTPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys);
182	PGM_SHW_DECL(int, ModifyPage)(PVMCPUCC pVCpu, RTGCUINTPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags);
183	PGM_SHW_DECL(int, Enter)(PVMCPUCC pVCpu, bool fIs64BitsPagingMode);
184	PGM_SHW_DECL(int, Exit)(PVMCPUCC pVCpu);
185	#ifdef IN_RING3
186	PGM_SHW_DECL(int, Relocate)(PVMCPUCC pVCpu, RTGCPTR offDelta);
187	#endif
188	RT_C_DECLS_END
189
190
191	/**
192	* Enters the shadow mode.
193	*
194	* @returns VBox status code.
195	* @param pVCpu The cross context virtual CPU structure.
196	* @param fIs64BitsPagingMode New shadow paging mode is for 64 bits? (only relevant for 64 bits guests on a 32 bits AMD-V nested paging host)
197	*/
198	PGM_SHW_DECL(int, Enter)(PVMCPUCC pVCpu, bool fIs64BitsPagingMode)
199	{
200	#if PGM_TYPE_IS_NESTED_OR_EPT(PGM_SHW_TYPE)
201
202	# if PGM_TYPE_IS_NESTED(PGM_SHW_TYPE) && HC_ARCH_BITS == 32
203	/* Must distinguish between 32 and 64 bits guest paging modes as we'll use
204	a different shadow paging root/mode in both cases. */
205	RTGCPHYS GCPhysCR3 = (fIs64BitsPagingMode) ? RT_BIT_64(63) : RT_BIT_64(62);
206	# else
207	RTGCPHYS GCPhysCR3 = RT_BIT_64(63); NOREF(fIs64BitsPagingMode);
208	# endif
209	PPGMPOOLPAGE pNewShwPageCR3;
210	PVMCC pVM = pVCpu->CTX_SUFF(pVM);
211
212	Assert((HMIsNestedPagingActive(pVM) \|\| VM_IS_NEM_ENABLED(pVM)) == pVM->pgm.s.fNestedPaging);
213	Assert(pVM->pgm.s.fNestedPaging);
214	Assert(!pVCpu->pgm.s.pShwPageCR3R3);
215
216	pgmLock(pVM);
217
218	int rc = pgmPoolAlloc(pVM, GCPhysCR3, PGMPOOLKIND_ROOT_NESTED, PGMPOOLACCESS_DONTCARE, PGM_A20_IS_ENABLED(pVCpu),
219	NIL_PGMPOOL_IDX, UINT32_MAX, true /fLockPage/,
220	&pNewShwPageCR3);
221	AssertLogRelRCReturnStmt(rc, pgmUnlock(pVM), rc);
222
223	pVCpu->pgm.s.pShwPageCR3R3 = (R3PTRTYPE(PPGMPOOLPAGE))MMHyperCCToR3(pVM, pNewShwPageCR3);
224	pVCpu->pgm.s.pShwPageCR3R0 = (R0PTRTYPE(PPGMPOOLPAGE))MMHyperCCToR0(pVM, pNewShwPageCR3);
225
226	pgmUnlock(pVM);
227
228	Log(("Enter nested shadow paging mode: root %RHv phys %RHp\n", pVCpu->pgm.s.pShwPageCR3R3, pVCpu->pgm.s.CTX_SUFF(pShwPageCR3)->Core.Key));
229	#else
230	NOREF(pVCpu); NOREF(fIs64BitsPagingMode);
231	#endif
232	return VINF_SUCCESS;
233	}
234
235
236	/**
237	* Exits the shadow mode.
238	*
239	* @returns VBox status code.
240	* @param pVCpu The cross context virtual CPU structure.
241	*/
242	PGM_SHW_DECL(int, Exit)(PVMCPUCC pVCpu)
243	{
244	#if PGM_TYPE_IS_NESTED_OR_EPT(PGM_SHW_TYPE)
245	PVMCC pVM = pVCpu->CTX_SUFF(pVM);
246	if (pVCpu->pgm.s.CTX_SUFF(pShwPageCR3))
247	{
248	PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
249
250	pgmLock(pVM);
251
252	/* Do not unlock this page as we have two of them floating around in the 32-bit host & 64-bit guest case.
253	* We currently assert when you try to free one of them; don't bother to really allow this.
254	*
255	* Note that this is two nested paging root pages max. This isn't a leak. They are reused.
256	*/
257	/* pgmPoolUnlockPage(pPool, pVCpu->pgm.s.CTX_SUFF(pShwPageCR3)); */
258
259	pgmPoolFreeByPage(pPool, pVCpu->pgm.s.CTX_SUFF(pShwPageCR3), NIL_PGMPOOL_IDX, UINT32_MAX);
260	pVCpu->pgm.s.pShwPageCR3R3 = 0;
261	pVCpu->pgm.s.pShwPageCR3R0 = 0;
262
263	pgmUnlock(pVM);
264
265	Log(("Leave nested shadow paging mode\n"));
266	}
267	#else
268	RT_NOREF_PV(pVCpu);
269	#endif
270	return VINF_SUCCESS;
271	}
272
273
274	/**
275	* Gets effective page information (from the VMM page directory).
276	*
277	* @returns VBox status code.
278	* @param pVCpu The cross context virtual CPU structure.
279	* @param GCPtr Guest Context virtual address of the page.
280	* @param pfFlags Where to store the flags. These are X86_PTE_*.
281	* @param pHCPhys Where to store the HC physical address of the page.
282	* This is page aligned.
283	* @remark You should use PGMMapGetPage() for pages in a mapping.
284	*/
285	PGM_SHW_DECL(int, GetPage)(PVMCPUCC pVCpu, RTGCUINTPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys)
286	{
287	#if PGM_SHW_TYPE == PGM_TYPE_NONE
288	RT_NOREF(pVCpu, GCPtr);
289	AssertFailed();
290	*pfFlags = 0;
291	*pHCPhys = NIL_RTHCPHYS;
292	return VERR_PGM_SHW_NONE_IPE;
293
294	#else /* PGM_SHW_TYPE != PGM_TYPE_NONE */
295	PVM pVM = pVCpu->CTX_SUFF(pVM);
296
297	PGM_LOCK_ASSERT_OWNER(pVM);
298
299	/*
300	* Get the PDE.
301	*/
302	# if PGM_SHW_TYPE == PGM_TYPE_AMD64 \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_AMD64
303	X86PDEPAE Pde;
304
305	/* PML4 */
306	X86PML4E Pml4e = pgmShwGetLongModePML4E(pVCpu, GCPtr);
307	if (!Pml4e.n.u1Present)
308	return VERR_PAGE_TABLE_NOT_PRESENT;
309
310	/* PDPT */
311	PX86PDPT pPDPT;
312	int rc = PGM_HCPHYS_2_PTR(pVM, pVCpu, Pml4e.u & X86_PML4E_PG_MASK, &pPDPT);
313	if (RT_FAILURE(rc))
314	return rc;
315	const unsigned iPDPT = (GCPtr >> SHW_PDPT_SHIFT) & SHW_PDPT_MASK;
316	X86PDPE Pdpe = pPDPT->a[iPDPT];
317	if (!Pdpe.n.u1Present)
318	return VERR_PAGE_TABLE_NOT_PRESENT;
319
320	/* PD */
321	PX86PDPAE pPd;
322	rc = PGM_HCPHYS_2_PTR(pVM, pVCpu, Pdpe.u & X86_PDPE_PG_MASK, &pPd);
323	if (RT_FAILURE(rc))
324	return rc;
325	const unsigned iPd = (GCPtr >> SHW_PD_SHIFT) & SHW_PD_MASK;
326	Pde = pPd->a[iPd];
327
328	/* Merge accessed, write, user and no-execute bits into the PDE. */
329	Pde.n.u1Accessed &= Pml4e.n.u1Accessed & Pdpe.lm.u1Accessed;
330	Pde.n.u1Write &= Pml4e.n.u1Write & Pdpe.lm.u1Write;
331	Pde.n.u1User &= Pml4e.n.u1User & Pdpe.lm.u1User;
332	Pde.n.u1NoExecute \|= Pml4e.n.u1NoExecute \| Pdpe.lm.u1NoExecute;
333
334	# elif PGM_SHW_TYPE == PGM_TYPE_PAE \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_PAE
335	X86PDEPAE Pde = pgmShwGetPaePDE(pVCpu, GCPtr);
336
337	# elif PGM_SHW_TYPE == PGM_TYPE_EPT
338	const unsigned iPd = ((GCPtr >> SHW_PD_SHIFT) & SHW_PD_MASK);
339	PEPTPD pPDDst;
340	EPTPDE Pde;
341
342	int rc = pgmShwGetEPTPDPtr(pVCpu, GCPtr, NULL, &pPDDst);
343	if (rc != VINF_SUCCESS) /** @todo this function isn't expected to return informational status codes. Check callers / fix. */
344	{
345	AssertRC(rc);
346	return rc;
347	}
348	Assert(pPDDst);
349	Pde = pPDDst->a[iPd];
350
351	# elif PGM_SHW_TYPE == PGM_TYPE_32BIT \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_32BIT
352	X86PDE Pde = pgmShwGet32BitPDE(pVCpu, GCPtr);
353	# else
354	# error "Misconfigured PGM_SHW_TYPE or something..."
355	# endif
356	if (!Pde.n.u1Present)
357	return VERR_PAGE_TABLE_NOT_PRESENT;
358
359	/* Deal with large pages. */
360	if (Pde.b.u1Size)
361	{
362	/*
363	* Store the results.
364	* RW and US flags depend on the entire page translation hierarchy - except for
365	* legacy PAE which has a simplified PDPE.
366	*/
367	if (pfFlags)
368	{
369	*pfFlags = (Pde.u & ~SHW_PDE_PG_MASK);
370	# if PGM_WITH_NX(PGM_SHW_TYPE, PGM_SHW_TYPE) \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_PAE \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_AMD64
371	if ( (Pde.u & X86_PTE_PAE_NX)
372	# if PGM_WITH_NX(PGM_SHW_TYPE, PGM_SHW_TYPE)
373	&& CPUMIsGuestNXEnabled(pVCpu) /** @todo why do we have to check the guest state here? */
374	# endif
375	)
376	*pfFlags \|= X86_PTE_PAE_NX;
377	# endif
378	}
379
380	if (pHCPhys)
381	*pHCPhys = (Pde.u & SHW_PDE_PG_MASK) + (GCPtr & (RT_BIT(SHW_PD_SHIFT) - 1) & X86_PAGE_4K_BASE_MASK);
382
383	return VINF_SUCCESS;
384	}
385
386	/*
387	* Get PT entry.
388	*/
389	PSHWPT pPT;
390	if (!(Pde.u & PGM_PDFLAGS_MAPPING))
391	{
392	int rc2 = PGM_HCPHYS_2_PTR(pVM, pVCpu, Pde.u & SHW_PDE_PG_MASK, &pPT);
393	if (RT_FAILURE(rc2))
394	return rc2;
395	}
396	else /* mapping: */
397	{
398	# if PGM_SHW_TYPE == PGM_TYPE_AMD64 \
399	\|\| PGM_SHW_TYPE == PGM_TYPE_EPT \
400	\|\| defined(PGM_WITHOUT_MAPPINGS)
401	AssertFailed(); /* can't happen */
402	pPT = NULL; /* shut up MSC */
403	# else
404	Assert(pgmMapAreMappingsEnabled(pVM));
405
406	PPGMMAPPING pMap = pgmGetMapping(pVM, (RTGCPTR)GCPtr);
407	AssertMsgReturn(pMap, ("GCPtr=%RGv\n", GCPtr), VERR_PGM_MAPPING_IPE);
408	# if PGM_SHW_TYPE == PGM_TYPE_32BIT \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_32BIT
409	pPT = pMap->aPTs[(GCPtr - pMap->GCPtr) >> X86_PD_SHIFT].CTX_SUFF(pPT);
410	# else /* PAE */
411	pPT = pMap->aPTs[(GCPtr - pMap->GCPtr) >> X86_PD_SHIFT].CTX_SUFF(paPaePTs);
412	# endif
413	# endif
414	}
415	const unsigned iPt = (GCPtr >> SHW_PT_SHIFT) & SHW_PT_MASK;
416	SHWPTE Pte = pPT->a[iPt];
417	if (!SHW_PTE_IS_P(Pte))
418	return VERR_PAGE_NOT_PRESENT;
419
420	/*
421	* Store the results.
422	* RW and US flags depend on the entire page translation hierarchy - except for
423	* legacy PAE which has a simplified PDPE.
424	*/
425	if (pfFlags)
426	{
427	*pfFlags = (SHW_PTE_GET_U(Pte) & ~SHW_PTE_PG_MASK)
428	& ((Pde.u & (X86_PTE_RW \| X86_PTE_US)) \| ~(uint64_t)(X86_PTE_RW \| X86_PTE_US));
429
430	# if PGM_WITH_NX(PGM_SHW_TYPE, PGM_SHW_TYPE) \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_PAE \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_AMD64
431	/* The NX bit is determined by a bitwise OR between the PT and PD */
432	if ( ((SHW_PTE_GET_U(Pte) \| Pde.u) & X86_PTE_PAE_NX)
433	# if PGM_WITH_NX(PGM_SHW_TYPE, PGM_SHW_TYPE)
434	&& CPUMIsGuestNXEnabled(pVCpu) /** @todo why do we have to check the guest state here? */
435	# endif
436	)
437	*pfFlags \|= X86_PTE_PAE_NX;
438	# endif
439	}
440
441	if (pHCPhys)
442	*pHCPhys = SHW_PTE_GET_HCPHYS(Pte);
443
444	return VINF_SUCCESS;
445	#endif /* PGM_SHW_TYPE != PGM_TYPE_NONE */
446	}
447
448
449	/**
450	* Modify page flags for a range of pages in the shadow context.
451	*
452	* The existing flags are ANDed with the fMask and ORed with the fFlags.
453	*
454	* @returns VBox status code.
455	* @param pVCpu The cross context virtual CPU structure.
456	* @param GCPtr Virtual address of the first page in the range. Page aligned!
457	* @param cb Size (in bytes) of the range to apply the modification to. Page aligned!
458	* @param fFlags The OR mask - page flags X86_PTE_*, excluding the page mask of course.
459	* @param fMask The AND mask - page flags X86_PTE_*.
460	* Be extremely CAREFUL with ~'ing values because they can be 32-bit!
461	* @param fOpFlags A combination of the PGM_MK_PK_XXX flags.
462	* @remark You must use PGMMapModifyPage() for pages in a mapping.
463	*/
464	PGM_SHW_DECL(int, ModifyPage)(PVMCPUCC pVCpu, RTGCUINTPTR GCPtr, size_t cb, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags)
465	{
466	#if PGM_SHW_TYPE == PGM_TYPE_NONE
467	RT_NOREF(pVCpu, GCPtr, cb, fFlags, fMask, fOpFlags);
468	AssertFailed();
469	return VERR_PGM_SHW_NONE_IPE;
470
471	#else /* PGM_SHW_TYPE != PGM_TYPE_NONE */
472	PVMCC pVM = pVCpu->CTX_SUFF(pVM);
473	PGM_LOCK_ASSERT_OWNER(pVM);
474
475	/*
476	* Walk page tables and pages till we're done.
477	*/
478	int rc;
479	for (;;)
480	{
481	/*
482	* Get the PDE.
483	*/
484	# if PGM_SHW_TYPE == PGM_TYPE_AMD64 \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_AMD64
485	X86PDEPAE Pde;
486	/* PML4 */
487	X86PML4E Pml4e = pgmShwGetLongModePML4E(pVCpu, GCPtr);
488	if (!Pml4e.n.u1Present)
489	return VERR_PAGE_TABLE_NOT_PRESENT;
490
491	/* PDPT */
492	PX86PDPT pPDPT;
493	rc = PGM_HCPHYS_2_PTR(pVM, pVCpu, Pml4e.u & X86_PML4E_PG_MASK, &pPDPT);
494	if (RT_FAILURE(rc))
495	return rc;
496	const unsigned iPDPT = (GCPtr >> SHW_PDPT_SHIFT) & SHW_PDPT_MASK;
497	X86PDPE Pdpe = pPDPT->a[iPDPT];
498	if (!Pdpe.n.u1Present)
499	return VERR_PAGE_TABLE_NOT_PRESENT;
500
501	/* PD */
502	PX86PDPAE pPd;
503	rc = PGM_HCPHYS_2_PTR(pVM, pVCpu, Pdpe.u & X86_PDPE_PG_MASK, &pPd);
504	if (RT_FAILURE(rc))
505	return rc;
506	const unsigned iPd = (GCPtr >> SHW_PD_SHIFT) & SHW_PD_MASK;
507	Pde = pPd->a[iPd];
508
509	# elif PGM_SHW_TYPE == PGM_TYPE_PAE \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_PAE
510	X86PDEPAE Pde = pgmShwGetPaePDE(pVCpu, GCPtr);
511
512	# elif PGM_SHW_TYPE == PGM_TYPE_EPT
513	const unsigned iPd = ((GCPtr >> SHW_PD_SHIFT) & SHW_PD_MASK);
514	PEPTPD pPDDst;
515	EPTPDE Pde;
516
517	rc = pgmShwGetEPTPDPtr(pVCpu, GCPtr, NULL, &pPDDst);
518	if (rc != VINF_SUCCESS)
519	{
520	AssertRC(rc);
521	return rc;
522	}
523	Assert(pPDDst);
524	Pde = pPDDst->a[iPd];
525
526	# else /* PGM_TYPE_32BIT \|\| PGM_SHW_TYPE == PGM_TYPE_NESTED_32BIT */
527	X86PDE Pde = pgmShwGet32BitPDE(pVCpu, GCPtr);
528	# endif
529	if (!Pde.n.u1Present)
530	return VERR_PAGE_TABLE_NOT_PRESENT;
531
532	AssertFatal(!Pde.b.u1Size);
533
534	/*
535	* Map the page table.
536	*/
537	PSHWPT pPT;
538	rc = PGM_HCPHYS_2_PTR(pVM, pVCpu, Pde.u & SHW_PDE_PG_MASK, &pPT);
539	if (RT_FAILURE(rc))
540	return rc;
541
542	unsigned iPTE = (GCPtr >> SHW_PT_SHIFT) & SHW_PT_MASK;
543	while (iPTE < RT_ELEMENTS(pPT->a))
544	{
545	if (SHW_PTE_IS_P(pPT->a[iPTE]))
546	{
547	SHWPTE const OrgPte = pPT->a[iPTE];
548	SHWPTE NewPte;
549
550	SHW_PTE_SET(NewPte, (SHW_PTE_GET_U(OrgPte) & (fMask \| SHW_PTE_PG_MASK)) \| (fFlags & ~SHW_PTE_PG_MASK));
551	if (!SHW_PTE_IS_P(NewPte))
552	{
553	/** @todo Some CSAM code path might end up here and upset
554	* the page pool. */
555	AssertFailed();
556	}
557	else if ( SHW_PTE_IS_RW(NewPte)
558	&& !SHW_PTE_IS_RW(OrgPte)
559	&& !(fOpFlags & PGM_MK_PG_IS_MMIO2) )
560	{
561	/** @todo Optimize \#PF handling by caching data. We can
562	* then use this when PGM_MK_PG_IS_WRITE_FAULT is
563	* set instead of resolving the guest physical
564	* address yet again. */
565	RTGCPHYS GCPhys;
566	uint64_t fGstPte;
567	rc = PGMGstGetPage(pVCpu, GCPtr, &fGstPte, &GCPhys);
568	AssertRC(rc);
569	if (RT_SUCCESS(rc))
570	{
571	Assert((fGstPte & X86_PTE_RW) \|\| !(CPUMGetGuestCR0(pVCpu) & X86_CR0_WP /* allow netware hack */));
572	PPGMPAGE pPage = pgmPhysGetPage(pVM, GCPhys);
573	Assert(pPage);
574	if (pPage)
575	{
576	rc = pgmPhysPageMakeWritable(pVM, pPage, GCPhys);
577	AssertRCReturn(rc, rc);
578	Log(("%s: pgmPhysPageMakeWritable on %RGv / %RGp %R[pgmpage]\n", __PRETTY_FUNCTION__, GCPtr, GCPhys, pPage));
579	}
580	}
581	}
582
583	SHW_PTE_ATOMIC_SET2(pPT->a[iPTE], NewPte);
584	# if PGM_SHW_TYPE == PGM_TYPE_EPT
585	HMInvalidatePhysPage(pVM, (RTGCPHYS)GCPtr);
586	# else
587	PGM_INVL_PG_ALL_VCPU(pVM, GCPtr);
588	# endif
589	}
590
591	/* next page */
592	cb -= PAGE_SIZE;
593	if (!cb)
594	return VINF_SUCCESS;
595	GCPtr += PAGE_SIZE;
596	iPTE++;
597	}
598	}
599	#endif /* PGM_SHW_TYPE != PGM_TYPE_NONE */
600	}
601
602
603	#ifdef IN_RING3
604	/**
605	* Relocate any GC pointers related to shadow mode paging.
606	*
607	* @returns VBox status code.
608	* @param pVCpu The cross context virtual CPU structure.
609	* @param offDelta The relocation offset.
610	*/
611	PGM_SHW_DECL(int, Relocate)(PVMCPUCC pVCpu, RTGCPTR offDelta)
612	{
613	RT_NOREF(pVCpu, offDelta);
614	return VINF_SUCCESS;
615	}
616	#endif
617

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMAll/PGMAllShw.h@ 85704

Download in other formats: