PGMAllBth.h@ 8225

Last change on this file since 8225 was 8191, checked in by vboxsync, 17 years ago
warnings
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 158.1 KB

Line
1	/* $Id: PGMAllBth.h 8191 2008-04-19 20:32:53Z vboxsync $ */
2	/** @file
3	* VBox - Page Manager, Shadow+Guest Paging Template - All context code.
4	*
5	* This file is a big challenge!
6	*/
7
8	/*
9	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
10	*
11	* This file is part of VirtualBox Open Source Edition (OSE), as
12	* available from http://www.virtualbox.org. This file is free software;
13	* you can redistribute it and/or modify it under the terms of the GNU
14	* General Public License (GPL) as published by the Free Software
15	* Foundation, in version 2 as it comes in the "COPYING" file of the
16	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
17	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
18	*
19	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
20	* Clara, CA 95054 USA or visit http://www.sun.com if you need
21	* additional information or have any questions.
22	*/
23
24	/*******************************************************************************
25	* Internal Functions *
26	*******************************************************************************/
27	__BEGIN_DECLS
28	PGM_BTH_DECL(int, Trap0eHandler)(PVM pVM, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault);
29	PGM_BTH_DECL(int, InvalidatePage)(PVM pVM, RTGCUINTPTR GCPtrPage);
30	PGM_BTH_DECL(int, SyncPage)(PVM pVM, GSTPDE PdeSrc, RTGCUINTPTR GCPtrPage, unsigned cPages, unsigned uErr);
31	PGM_BTH_DECL(int, CheckPageFault)(PVM pVM, uint32_t uErr, PSHWPDE pPdeDst, PGSTPDE pPdeSrc, RTGCUINTPTR GCPtrPage);
32	PGM_BTH_DECL(int, SyncPT)(PVM pVM, unsigned iPD, PGSTPD pPDSrc, RTGCUINTPTR GCPtrPage);
33	PGM_BTH_DECL(int, VerifyAccessSyncPage)(PVM pVM, RTGCUINTPTR Addr, unsigned fPage, unsigned uErr);
34	PGM_BTH_DECL(int, PrefetchPage)(PVM pVM, RTGCUINTPTR GCPtrPage);
35	PGM_BTH_DECL(int, SyncCR3)(PVM pVM, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal);
36	#ifdef VBOX_STRICT
37	PGM_BTH_DECL(unsigned, AssertCR3)(PVM pVM, uint64_t cr3, uint64_t cr4, RTGCUINTPTR GCPtr = 0, RTGCUINTPTR cb = ~(RTGCUINTPTR)0);
38	#endif
39	#ifdef PGMPOOL_WITH_USER_TRACKING
40	DECLINLINE(void) PGM_BTH_NAME(SyncPageWorkerTrackDeref)(PVM pVM, PPGMPOOLPAGE pShwPage, RTHCPHYS HCPhys);
41	#endif
42	__END_DECLS
43
44
45	/* Filter out some illegal combinations of guest and shadow paging, so we can remove redundant checks inside functions. */
46	#if PGM_GST_TYPE == PGM_TYPE_PAE && PGM_SHW_TYPE != PGM_TYPE_PAE
47	# error "Invalid combination; PAE guest implies PAE shadow"
48	#endif
49
50	#if (PGM_GST_TYPE == PGM_TYPE_REAL \|\| PGM_GST_TYPE == PGM_TYPE_PROT) \
51	&& !(PGM_SHW_TYPE == PGM_TYPE_32BIT \|\| PGM_SHW_TYPE == PGM_TYPE_PAE)
52	# error "Invalid combination; real or protected mode without paging implies 32 bits or PAE shadow paging."
53	#endif
54
55	#if (PGM_GST_TYPE == PGM_TYPE_32BIT \|\| PGM_GST_TYPE == PGM_TYPE_PAE) \
56	&& !(PGM_SHW_TYPE == PGM_TYPE_32BIT \|\| PGM_SHW_TYPE == PGM_TYPE_PAE)
57	# error "Invalid combination; 32 bits guest paging or PAE implies 32 bits or PAE shadow paging."
58	#endif
59
60	#if (PGM_GST_TYPE == PGM_TYPE_AMD64 && PGM_SHW_TYPE != PGM_TYPE_AMD64)
61	\|\| (PGM_SHW_TYPE == PGM_TYPE_AMD64 && PGM_GST_TYPE != PGM_TYPE_AMD64)
62	# error "Invalid combination; AMD64 guest implies AMD64 shadow and vice versa"
63	#endif
64
65	#ifdef IN_RING0 /* no mappings in VT-x and AMD-V mode */
66	# define PGM_WITHOUT_MAPPINGS
67	#endif
68
69	/**
70	* #PF Handler for raw-mode guest execution.
71	*
72	* @returns VBox status code (appropriate for trap handling and GC return).
73	* @param pVM VM Handle.
74	* @param uErr The trap error code.
75	* @param pRegFrame Trap register frame.
76	* @param pvFault The fault address.
77	*/
78	PGM_BTH_DECL(int, Trap0eHandler)(PVM pVM, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault)
79	{
80	#if (PGM_GST_TYPE == PGM_TYPE_32BIT \|\| PGM_GST_TYPE == PGM_TYPE_REAL \|\| PGM_GST_TYPE == PGM_TYPE_PROT \|\| PGM_GST_TYPE == PGM_TYPE_PAE) && PGM_SHW_TYPE != PGM_TYPE_AMD64
81
82	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE != PGM_TYPE_PAE
83	/*
84	* Hide the instruction fetch trap indicator for now.
85	*/
86	/** @todo NXE will change this and we must fix NXE in the switcher too! */
87	if (uErr & X86_TRAP_PF_ID)
88	{
89	uErr &= ~X86_TRAP_PF_ID;
90	TRPMSetErrorCode(pVM, uErr);
91	}
92	# endif
93
94	/*
95	* Get PDs.
96	*/
97	int rc;
98	# if PGM_WITH_PAGING(PGM_GST_TYPE)
99	# if PGM_GST_TYPE == PGM_TYPE_32BIT
100	const unsigned iPDSrc = (RTGCUINTPTR)pvFault >> GST_PD_SHIFT;
101	PGSTPD pPDSrc = CTXSUFF(pVM->pgm.s.pGuestPD);
102	# else /* PAE */
103	unsigned iPDSrc;
104	PGSTPD pPDSrc = pgmGstGetPaePDPtr(&pVM->pgm.s, (RTGCUINTPTR)pvFault, &iPDSrc);
105
106	/* Quick check for a valid guest trap. */
107	if (!pPDSrc)
108	{
109	LogFlow(("Trap0eHandler: guest PDPTR not present CR3=%VGp\n", (uint64_t)(CPUMGetGuestCR3(pVM) & X86_CR3_PAGE_MASK)));
110	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eGuestTrap; });
111	TRPMSetErrorCode(pVM, uErr);
112	return VINF_EM_RAW_GUEST_TRAP;
113	}
114	# endif
115	# else
116	PGSTPD pPDSrc = NULL;
117	const unsigned iPDSrc = 0;
118	# endif
119
120	const unsigned iPDDst = (RTGCUINTPTR)pvFault >> SHW_PD_SHIFT;
121	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
122	PX86PD pPDDst = pVM->pgm.s.CTXMID(p,32BitPD);
123	# elif PGM_SHW_TYPE == PGM_TYPE_PAE
124	PX86PDPAE pPDDst = pVM->pgm.s.CTXMID(ap,PaePDs)[0]; /* We treat this as a PD with 2048 entries. */
125
126	# if PGM_GST_TYPE == PGM_TYPE_PAE
127	/* Did we mark the PDPT as not present in SyncCR3? */
128	unsigned iPDPTE = ((RTGCUINTPTR)pvFault >> SHW_PDPT_SHIFT) & SHW_PDPT_MASK;
129	if (!pVM->pgm.s.CTXMID(p,PaePDPT)->a[iPDPTE].n.u1Present)
130	{
131	pVM->pgm.s.CTXMID(p,PaePDPT)->a[iPDPTE].n.u1Present = 1;
132	}
133	# endif
134	# else
135	AssertFailed();
136	# endif
137
138	# if PGM_WITH_PAGING(PGM_GST_TYPE)
139	# ifdef PGM_SYNC_DIRTY_BIT
140	/*
141	* If we successfully correct the write protection fault due to dirty bit
142	* tracking, or this page fault is a genuine one, then return immediately.
143	*/
144	STAM_PROFILE_START(&pVM->pgm.s.StatCheckPageFault, e);
145	rc = PGM_BTH_NAME(CheckPageFault)(pVM, uErr, &pPDDst->a[iPDDst], &pPDSrc->a[iPDSrc], (RTGCUINTPTR)pvFault);
146	STAM_PROFILE_STOP(&pVM->pgm.s.StatCheckPageFault, e);
147	if ( rc == VINF_PGM_HANDLED_DIRTY_BIT_FAULT
148	\|\| rc == VINF_EM_RAW_GUEST_TRAP)
149	{
150	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution)
151	= rc == VINF_PGM_HANDLED_DIRTY_BIT_FAULT ? &pVM->pgm.s.StatTrap0eDirtyAndAccessedBits : &pVM->pgm.s.StatTrap0eGuestTrap; });
152	LogBird(("Trap0eHandler: returns %s\n", rc == VINF_PGM_HANDLED_DIRTY_BIT_FAULT ? "VINF_SUCCESS" : "VINF_EM_RAW_GUEST_TRAP"));
153	return rc == VINF_PGM_HANDLED_DIRTY_BIT_FAULT ? VINF_SUCCESS : rc;
154	}
155	# endif
156
157	STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0ePD[iPDSrc]);
158	# endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
159
160	/*
161	* A common case is the not-present error caused by lazy page table syncing.
162	*
163	* It is IMPORTANT that we weed out any access to non-present shadow PDEs here
164	* so we can safely assume that the shadow PT is present when calling SyncPage later.
165	*
166	* On failure, we ASSUME that SyncPT is out of memory or detected some kind
167	* of mapping conflict and defer to SyncCR3 in R3.
168	* (Again, we do NOT support access handlers for non-present guest pages.)
169	*
170	*/
171	# if PGM_WITH_PAGING(PGM_GST_TYPE)
172	GSTPDE PdeSrc = pPDSrc->a[iPDSrc];
173	# else
174	GSTPDE PdeSrc;
175	PdeSrc.au32[0] = 0; /* faked so we don't have to #ifdef everything */
176	PdeSrc.n.u1Present = 1;
177	PdeSrc.n.u1Write = 1;
178	PdeSrc.n.u1Accessed = 1;
179	PdeSrc.n.u1User = 1;
180	# endif
181	if ( !(uErr & X86_TRAP_PF_P) /* not set means page not present instead of page protection violation */
182	&& !pPDDst->a[iPDDst].n.u1Present
183	&& PdeSrc.n.u1Present
184	)
185
186	{
187	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eSyncPT; });
188	STAM_PROFILE_START(&pVM->pgm.s.StatLazySyncPT, f);
189	LogFlow(("=>SyncPT %04x = %08x\n", iPDSrc, PdeSrc.au32[0]));
190	rc = PGM_BTH_NAME(SyncPT)(pVM, iPDSrc, pPDSrc, (RTGCUINTPTR)pvFault);
191	if (VBOX_SUCCESS(rc))
192	{
193	STAM_PROFILE_STOP(&pVM->pgm.s.StatLazySyncPT, f);
194	return rc;
195	}
196	Log(("SyncPT: %d failed!! rc=%d\n", iPDSrc, rc));
197	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3); /** @todo no need to do global sync, right? */
198	STAM_PROFILE_STOP(&pVM->pgm.s.StatLazySyncPT, f);
199	return VINF_PGM_SYNC_CR3;
200	}
201
202	# if PGM_WITH_PAGING(PGM_GST_TYPE)
203	/*
204	* Check if this address is within any of our mappings.
205	*
206	* This is very fast and it's gonna save us a bit of effort below and prevent
207	* us from screwing ourself with MMIO2 pages which have a GC Mapping (VRam).
208	* (BTW, it's impossible to have physical access handlers in a mapping.)
209	*/
210	if (pgmMapAreMappingsEnabled(&pVM->pgm.s))
211	{
212	STAM_PROFILE_START(&pVM->pgm.s.StatMapping, a);
213	PPGMMAPPING pMapping = CTXALLSUFF(pVM->pgm.s.pMappings);
214	for ( ; pMapping; pMapping = CTXALLSUFF(pMapping->pNext))
215	{
216	if ((RTGCUINTPTR)pvFault < (RTGCUINTPTR)pMapping->GCPtr)
217	break;
218	if ((RTGCUINTPTR)pvFault - (RTGCUINTPTR)pMapping->GCPtr < pMapping->cb)
219	{
220	/*
221	* The first thing we check is if we've got an undetected conflict.
222	*/
223	if (!pVM->pgm.s.fMappingsFixed)
224	{
225	unsigned iPT = pMapping->cb >> GST_PD_SHIFT;
226	while (iPT-- > 0)
227	if (pPDSrc->a[iPDSrc + iPT].n.u1Present)
228	{
229	STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eConflicts);
230	Log(("Trap0e: Detected Conflict %VGv-%VGv\n", pMapping->GCPtr, pMapping->GCPtrLast));
231	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3); /** @todo no need to do global sync,right? */
232	STAM_PROFILE_STOP(&pVM->pgm.s.StatMapping, a);
233	return VINF_PGM_SYNC_CR3;
234	}
235	}
236
237	/*
238	* Check if the fault address is in a virtual page access handler range.
239	*/
240	PPGMVIRTHANDLER pCur = (PPGMVIRTHANDLER)RTAvlroGCPtrRangeGet(&CTXSUFF(pVM->pgm.s.pTrees)->HyperVirtHandlers, pvFault);
241	if ( pCur
242	&& (RTGCUINTPTR)pvFault - (RTGCUINTPTR)pCur->GCPtr < pCur->cb
243	&& uErr & X86_TRAP_PF_RW)
244	{
245	# ifdef IN_GC
246	STAM_PROFILE_START(&pCur->Stat, h);
247	rc = CTXSUFF(pCur->pfnHandler)(pVM, uErr, pRegFrame, pvFault, pCur->GCPtr, (RTGCUINTPTR)pvFault - (RTGCUINTPTR)pCur->GCPtr);
248	STAM_PROFILE_STOP(&pCur->Stat, h);
249	# else
250	AssertFailed();
251	rc = VINF_EM_RAW_EMULATE_INSTR; /* can't happen with VMX */
252	# endif
253	STAM_COUNTER_INC(&pVM->pgm.s.StatTrap0eMapHandler);
254	STAM_PROFILE_STOP(&pVM->pgm.s.StatMapping, a);
255	return rc;
256	}
257
258	/*
259	* Pretend we're not here and let the guest handle the trap.
260	*/
261	TRPMSetErrorCode(pVM, uErr & ~X86_TRAP_PF_P);
262	STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eMap);
263	LogFlow(("PGM: Mapping access -> route trap to recompiler!\n"));
264	STAM_PROFILE_STOP(&pVM->pgm.s.StatMapping, a);
265	return VINF_EM_RAW_GUEST_TRAP;
266	}
267	}
268	STAM_PROFILE_STOP(&pVM->pgm.s.StatMapping, a);
269	} /* pgmAreMappingsEnabled(&pVM->pgm.s) */
270	# endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
271
272	/*
273	* Check if this fault address is flagged for special treatment,
274	* which means we'll have to figure out the physical address and
275	* check flags associated with it.
276	*
277	* ASSUME that we can limit any special access handling to pages
278	* in page tables which the guest believes to be present.
279	*/
280	if (PdeSrc.n.u1Present)
281	{
282	RTGCPHYS GCPhys = NIL_RTGCPHYS;
283
284	# if PGM_WITH_PAGING(PGM_GST_TYPE)
285	uint32_t cr4 = CPUMGetGuestCR4(pVM);
286	if ( PdeSrc.b.u1Size
287	&& (cr4 & X86_CR4_PSE))
288	GCPhys = (PdeSrc.u & GST_PDE_BIG_PG_MASK)
289	\| ((RTGCPHYS)pvFault & (GST_BIG_PAGE_OFFSET_MASK ^ PAGE_OFFSET_MASK));
290	else
291	{
292	PGSTPT pPTSrc;
293	rc = PGM_GCPHYS_2_PTR(pVM, PdeSrc.u & GST_PDE_PG_MASK, &pPTSrc);
294	if (VBOX_SUCCESS(rc))
295	{
296	unsigned iPTESrc = ((RTGCUINTPTR)pvFault >> GST_PT_SHIFT) & GST_PT_MASK;
297	if (pPTSrc->a[iPTESrc].n.u1Present)
298	GCPhys = pPTSrc->a[iPTESrc].u & GST_PTE_PG_MASK;
299	}
300	}
301	# else
302	/* No paging so the fault address is the physical address */
303	GCPhys = (RTGCPHYS)((RTGCUINTPTR)pvFault & ~PAGE_OFFSET_MASK);
304	# endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
305
306	/*
307	* If we have a GC address we'll check if it has any flags set.
308	*/
309	if (GCPhys != NIL_RTGCPHYS)
310	{
311	STAM_PROFILE_START(&pVM->pgm.s.StatHandlers, b);
312
313	PPGMPAGE pPage;
314	rc = pgmPhysGetPageEx(&pVM->pgm.s, GCPhys, &pPage);
315	if (VBOX_SUCCESS(rc))
316	{
317	if (PGM_PAGE_HAS_ANY_HANDLERS(pPage))
318	{
319	if (PGM_PAGE_HAS_ANY_PHYSICAL_HANDLERS(pPage))
320	{
321	/*
322	* Physical page access handler.
323	*/
324	const RTGCPHYS GCPhysFault = GCPhys \| ((RTGCUINTPTR)pvFault & PAGE_OFFSET_MASK);
325	PPGMPHYSHANDLER pCur = (PPGMPHYSHANDLER)RTAvlroGCPhysRangeGet(&CTXSUFF(pVM->pgm.s.pTrees)->PhysHandlers, GCPhysFault);
326	if (pCur)
327	{
328	# ifdef PGM_SYNC_N_PAGES
329	/*
330	* If the region is write protected and we got a page not present fault, then sync
331	* the pages. If the fault was caused by a read, then restart the instruction.
332	* In case of write access continue to the GC write handler.
333	*
334	* ASSUMES that there is only one handler per page or that they have similar write properties.
335	*/
336	if ( pCur->enmType == PGMPHYSHANDLERTYPE_PHYSICAL_WRITE
337	&& !(uErr & X86_TRAP_PF_P))
338	{
339	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, (RTGCUINTPTR)pvFault, PGM_SYNC_NR_PAGES, uErr);
340	if ( VBOX_FAILURE(rc)
341	\|\| !(uErr & X86_TRAP_PF_RW)
342	\|\| rc == VINF_PGM_SYNCPAGE_MODIFIED_PDE)
343	{
344	AssertRC(rc);
345	STAM_COUNTER_INC(&pVM->pgm.s.StatHandlersOutOfSync);
346	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
347	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eOutOfSyncHndPhys; });
348	return rc;
349	}
350	}
351	# endif
352
353	AssertMsg( pCur->enmType != PGMPHYSHANDLERTYPE_PHYSICAL_WRITE
354	\|\| (pCur->enmType == PGMPHYSHANDLERTYPE_PHYSICAL_WRITE && (uErr & X86_TRAP_PF_RW)),
355	("Unexpected trap for physical handler: %08X (phys=%08x) HCPhys=%X uErr=%X, enum=%d\n", pvFault, GCPhys, pPage->HCPhys, uErr, pCur->enmType));
356
357	#if defined(IN_GC) \|\| defined(IN_RING0)
358	if (CTXALLSUFF(pCur->pfnHandler))
359	{
360	STAM_PROFILE_START(&pCur->Stat, h);
361	rc = pCur->CTXALLSUFF(pfnHandler)(pVM, uErr, pRegFrame, pvFault, GCPhysFault, CTXALLSUFF(pCur->pvUser));
362	STAM_PROFILE_STOP(&pCur->Stat, h);
363	}
364	else
365	#endif
366	rc = VINF_EM_RAW_EMULATE_INSTR;
367	STAM_COUNTER_INC(&pVM->pgm.s.StatHandlersPhysical);
368	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
369	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eHndPhys; });
370	return rc;
371	}
372	}
373	# if PGM_WITH_PAGING(PGM_GST_TYPE)
374	else
375	{
376	# ifdef PGM_SYNC_N_PAGES
377	/*
378	* If the region is write protected and we got a page not present fault, then sync
379	* the pages. If the fault was caused by a read, then restart the instruction.
380	* In case of write access continue to the GC write handler.
381	*/
382	if ( PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) < PGM_PAGE_HNDL_PHYS_STATE_ALL
383	&& !(uErr & X86_TRAP_PF_P))
384	{
385	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, (RTGCUINTPTR)pvFault, PGM_SYNC_NR_PAGES, uErr);
386	if ( VBOX_FAILURE(rc)
387	\|\| rc == VINF_PGM_SYNCPAGE_MODIFIED_PDE
388	\|\| !(uErr & X86_TRAP_PF_RW))
389	{
390	AssertRC(rc);
391	STAM_COUNTER_INC(&pVM->pgm.s.StatHandlersOutOfSync);
392	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
393	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eOutOfSyncHndVirt; });
394	return rc;
395	}
396	}
397	# endif
398	/*
399	* Ok, it's an virtual page access handler.
400	*
401	* Since it's faster to search by address, we'll do that first
402	* and then retry by GCPhys if that fails.
403	*/
404	/** @todo r=bird: perhaps we should consider looking up by physical address directly now? */
405	/** @note r=svl: true, but lookup on virtual address should remain as a fallback as phys & virt trees might be out of sync, because the
406	* page was changed without us noticing it (not-present -> present without invlpg or mov cr3, xxx)
407	*/
408	PPGMVIRTHANDLER pCur = (PPGMVIRTHANDLER)RTAvlroGCPtrRangeGet(&CTXSUFF(pVM->pgm.s.pTrees)->VirtHandlers, pvFault);
409	if (pCur)
410	{
411	AssertMsg(!((RTGCUINTPTR)pvFault - (RTGCUINTPTR)pCur->GCPtr < pCur->cb)
412	\|\| ( pCur->enmType != PGMVIRTHANDLERTYPE_WRITE
413	\|\| !(uErr & X86_TRAP_PF_P)
414	\|\| (pCur->enmType == PGMVIRTHANDLERTYPE_WRITE && (uErr & X86_TRAP_PF_RW))),
415	("Unexpected trap for virtual handler: %VGv (phys=%VGp) HCPhys=%HGp uErr=%X, enum=%d\n", pvFault, GCPhys, pPage->HCPhys, uErr, pCur->enmType));
416
417	if ( (RTGCUINTPTR)pvFault - (RTGCUINTPTR)pCur->GCPtr < pCur->cb
418	&& ( uErr & X86_TRAP_PF_RW
419	\|\| pCur->enmType != PGMVIRTHANDLERTYPE_WRITE ) )
420	{
421	# ifdef IN_GC
422	STAM_PROFILE_START(&pCur->Stat, h);
423	rc = CTXSUFF(pCur->pfnHandler)(pVM, uErr, pRegFrame, pvFault, pCur->GCPtr, (RTGCUINTPTR)pvFault - (RTGCUINTPTR)pCur->GCPtr);
424	STAM_PROFILE_STOP(&pCur->Stat, h);
425	# else
426	rc = VINF_EM_RAW_EMULATE_INSTR; /** @todo for VMX */
427	# endif
428	STAM_COUNTER_INC(&pVM->pgm.s.StatHandlersVirtual);
429	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
430	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eHndVirt; });
431	return rc;
432	}
433	/* Unhandled part of a monitored page */
434	}
435	else
436	{
437	/* Check by physical address. */
438	PPGMVIRTHANDLER pCur;
439	unsigned iPage;
440	rc = pgmHandlerVirtualFindByPhysAddr(pVM, GCPhys + ((RTGCUINTPTR)pvFault & PAGE_OFFSET_MASK),
441	&pCur, &iPage);
442	Assert(VBOX_SUCCESS(rc) \|\| !pCur);
443	if ( pCur
444	&& ( uErr & X86_TRAP_PF_RW
445	\|\| pCur->enmType != PGMVIRTHANDLERTYPE_WRITE ) )
446	{
447	Assert((pCur->aPhysToVirt[iPage].Core.Key & X86_PTE_PAE_PG_MASK) == GCPhys);
448	# ifdef IN_GC
449	RTGCUINTPTR off = (iPage << PAGE_SHIFT) + ((RTGCUINTPTR)pvFault & PAGE_OFFSET_MASK) - ((RTGCUINTPTR)pCur->GCPtr & PAGE_OFFSET_MASK);
450	Assert(off < pCur->cb);
451	STAM_PROFILE_START(&pCur->Stat, h);
452	rc = CTXSUFF(pCur->pfnHandler)(pVM, uErr, pRegFrame, pvFault, pCur->GCPtr, off);
453	STAM_PROFILE_STOP(&pCur->Stat, h);
454	# else
455	rc = VINF_EM_RAW_EMULATE_INSTR; /** @todo for VMX */
456	# endif
457	STAM_COUNTER_INC(&pVM->pgm.s.StatHandlersVirtualByPhys);
458	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
459	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eHndVirt; });
460	return rc;
461	}
462	}
463	}
464	# endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
465
466	/*
467	* There is a handled area of the page, but this fault doesn't belong to it.
468	* We must emulate the instruction.
469	*
470	* To avoid crashing (non-fatal) in the interpreter and go back to the recompiler
471	* we first check if this was a page-not-present fault for a page with only
472	* write access handlers. Restart the instruction if it wasn't a write access.
473	*/
474	STAM_COUNTER_INC(&pVM->pgm.s.StatHandlersUnhandled);
475
476	if ( !PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage)
477	&& !(uErr & X86_TRAP_PF_P))
478	{
479	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, (RTGCUINTPTR)pvFault, PGM_SYNC_NR_PAGES, uErr);
480	if ( VBOX_FAILURE(rc)
481	\|\| rc == VINF_PGM_SYNCPAGE_MODIFIED_PDE
482	\|\| !(uErr & X86_TRAP_PF_RW))
483	{
484	AssertRC(rc);
485	STAM_COUNTER_INC(&pVM->pgm.s.StatHandlersOutOfSync);
486	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
487	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eOutOfSyncHndPhys; });
488	return rc;
489	}
490	}
491
492	/** @todo This particular case can cause quite a lot of overhead. E.g. early stage of kernel booting in Ubuntu 6.06
493	* It's writing to an unhandled part of the LDT page several million times.
494	*/
495	rc = PGMInterpretInstruction(pVM, pRegFrame, pvFault);
496	LogFlow(("PGM: PGMInterpretInstruction -> rc=%d HCPhys=%RHp%s%s\n",
497	rc, pPage->HCPhys,
498	PGM_PAGE_HAS_ANY_PHYSICAL_HANDLERS(pPage) ? " phys" : "",
499	PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS(pPage) ? " virt" : ""));
500	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
501	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eHndUnhandled; });
502	return rc;
503	} /* if any kind of handler */
504
505	# if PGM_WITH_PAGING(PGM_GST_TYPE)
506	if (uErr & X86_TRAP_PF_P)
507	{
508	/*
509	* The page isn't marked, but it might still be monitored by a virtual page access handler.
510	* (ASSUMES no temporary disabling of virtual handlers.)
511	*/
512	/** @todo r=bird: Since the purpose is to catch out of sync pages with virtual handler(s) here,
513	* we should correct both the shadow page table and physical memory flags, and not only check for
514	* accesses within the handler region but for access to pages with virtual handlers. */
515	PPGMVIRTHANDLER pCur = (PPGMVIRTHANDLER)RTAvlroGCPtrRangeGet(&CTXSUFF(pVM->pgm.s.pTrees)->VirtHandlers, pvFault);
516	if (pCur)
517	{
518	AssertMsg( !((RTGCUINTPTR)pvFault - (RTGCUINTPTR)pCur->GCPtr < pCur->cb)
519	\|\| ( pCur->enmType != PGMVIRTHANDLERTYPE_WRITE
520	\|\| !(uErr & X86_TRAP_PF_P)
521	\|\| (pCur->enmType == PGMVIRTHANDLERTYPE_WRITE && (uErr & X86_TRAP_PF_RW))),
522	("Unexpected trap for virtual handler: %08X (phys=%08x) HCPhys=%X uErr=%X, enum=%d\n", pvFault, GCPhys, pPage->HCPhys, uErr, pCur->enmType));
523
524	if ( (RTGCUINTPTR)pvFault - (RTGCUINTPTR)pCur->GCPtr < pCur->cb
525	&& ( uErr & X86_TRAP_PF_RW
526	\|\| pCur->enmType != PGMVIRTHANDLERTYPE_WRITE ) )
527	{
528	# ifdef IN_GC
529	STAM_PROFILE_START(&pCur->Stat, h);
530	rc = CTXSUFF(pCur->pfnHandler)(pVM, uErr, pRegFrame, pvFault, pCur->GCPtr, (RTGCUINTPTR)pvFault - (RTGCUINTPTR)pCur->GCPtr);
531	STAM_PROFILE_STOP(&pCur->Stat, h);
532	# else
533	rc = VINF_EM_RAW_EMULATE_INSTR; /** @todo for VMX */
534	# endif
535	STAM_COUNTER_INC(&pVM->pgm.s.StatHandlersVirtualUnmarked);
536	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
537	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eHndVirt; });
538	return rc;
539	}
540	}
541	}
542	# endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
543	}
544	STAM_PROFILE_STOP(&pVM->pgm.s.StatHandlers, b);
545
546	# ifdef PGM_OUT_OF_SYNC_IN_GC
547	/*
548	* We are here only if page is present in Guest page tables and trap is not handled
549	* by our handlers.
550	* Check it for page out-of-sync situation.
551	*/
552	STAM_PROFILE_START(&pVM->pgm.s.StatOutOfSync, c);
553
554	if (!(uErr & X86_TRAP_PF_P))
555	{
556	/*
557	* Page is not present in our page tables.
558	* Try to sync it!
559	* BTW, fPageShw is invalid in this branch!
560	*/
561	if (uErr & X86_TRAP_PF_US)
562	STAM_COUNTER_INC(&pVM->pgm.s.StatGCPageOutOfSyncUser);
563	else /* supervisor */
564	STAM_COUNTER_INC(&pVM->pgm.s.StatGCPageOutOfSyncSupervisor);
565
566	# if defined(LOG_ENABLED) && !defined(IN_RING0)
567	RTGCPHYS GCPhys;
568	uint64_t fPageGst;
569	PGMGstGetPage(pVM, pvFault, &fPageGst, &GCPhys);
570	Log(("Page out of sync: %p eip=%08x PdeSrc.n.u1User=%d fPageGst=%08llx GCPhys=%VGp scan=%d\n",
571	pvFault, pRegFrame->eip, PdeSrc.n.u1User, fPageGst, GCPhys, CSAMDoesPageNeedScanning(pVM, (RTGCPTR)pRegFrame->eip)));
572	# endif /* LOG_ENABLED */
573
574	# if PGM_WITH_PAGING(PGM_GST_TYPE) && !defined(IN_RING0)
575	if (CPUMGetGuestCPL(pVM, pRegFrame) == 0)
576	{
577	uint64_t fPageGst;
578	rc = PGMGstGetPage(pVM, pvFault, &fPageGst, NULL);
579	if ( VBOX_SUCCESS(rc)
580	&& !(fPageGst & X86_PTE_US))
581	{
582	/* Note: can't check for X86_TRAP_ID bit, because that requires execute disable support on the CPU */
583	if ( pvFault == (RTGCPTR)pRegFrame->eip
584	\|\| (RTGCUINTPTR)pvFault - pRegFrame->eip < 8 /* instruction crossing a page boundary */
585	# ifdef CSAM_DETECT_NEW_CODE_PAGES
586	\|\| ( !PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip)
587	&& CSAMDoesPageNeedScanning(pVM, (RTGCPTR)pRegFrame->eip)) /* any new code we encounter here */
588	# endif /* CSAM_DETECT_NEW_CODE_PAGES */
589	)
590	{
591	LogFlow(("CSAMExecFault %VGv\n", pRegFrame->eip));
592	rc = CSAMExecFault(pVM, (RTGCPTR)pRegFrame->eip);
593	if (rc != VINF_SUCCESS)
594	{
595	/*
596	* CSAM needs to perform a job in ring 3.
597	*
598	* Sync the page before going to the host context; otherwise we'll end up in a loop if
599	* CSAM fails (e.g. instruction crosses a page boundary and the next page is not present)
600	*/
601	LogFlow(("CSAM ring 3 job\n"));
602	int rc2 = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, (RTGCUINTPTR)pvFault, 1, uErr);
603	AssertRC(rc2);
604
605	STAM_PROFILE_STOP(&pVM->pgm.s.StatOutOfSync, c);
606	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eCSAM; });
607	return rc;
608	}
609	}
610	# ifdef CSAM_DETECT_NEW_CODE_PAGES
611	else
612	if ( uErr == X86_TRAP_PF_RW
613	&& pRegFrame->ecx >= 0x100 /* early check for movswd count */
614	&& pRegFrame->ecx < 0x10000
615	)
616	{
617	/* In case of a write to a non-present supervisor shadow page, we'll take special precautions
618	* to detect loading of new code pages.
619	*/
620
621	/*
622	* Decode the instruction.
623	*/
624	RTGCPTR PC;
625	rc = SELMValidateAndConvertCSAddr(pVM, pRegFrame->eflags, pRegFrame->ss, pRegFrame->cs, &pRegFrame->csHid, (RTGCPTR)pRegFrame->eip, &PC);
626	if (rc == VINF_SUCCESS)
627	{
628	DISCPUSTATE Cpu;
629	uint32_t cbOp;
630	rc = EMInterpretDisasOneEx(pVM, (RTGCUINTPTR)PC, pRegFrame, &Cpu, &cbOp);
631
632	/* For now we'll restrict this to rep movsw/d instructions */
633	if ( rc == VINF_SUCCESS
634	&& Cpu.pCurInstr->opcode == OP_MOVSWD
635	&& (Cpu.prefix & PREFIX_REP))
636	{
637	CSAMMarkPossibleCodePage(pVM, pvFault);
638	}
639	}
640	}
641	# endif /* CSAM_DETECT_NEW_CODE_PAGES */
642
643	/*
644	* Mark this page as safe.
645	*/
646	/** @todo not correct for pages that contain both code and data!! */
647	Log2(("CSAMMarkPage %p; scanned=%d\n", pvFault, true));
648	CSAMMarkPage(pVM, pvFault, true);
649	}
650	}
651	# endif /* PGM_WITH_PAGING(PGM_GST_TYPE) && !defined(IN_RING0) */
652	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, (RTGCUINTPTR)pvFault, PGM_SYNC_NR_PAGES, uErr);
653	if (VBOX_SUCCESS(rc))
654	{
655	/* The page was successfully synced, return to the guest. */
656	STAM_PROFILE_STOP(&pVM->pgm.s.StatOutOfSync, c);
657	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eOutOfSync; });
658	return VINF_SUCCESS;
659	}
660	}
661	else
662	{
663	/*
664	* A side effect of not flushing global PDEs are out of sync pages due
665	* to physical monitored regions, that are no longer valid.
666	* Assume for now it only applies to the read/write flag
667	*/
668	if (VBOX_SUCCESS(rc) && (uErr & X86_TRAP_PF_RW))
669	{
670	if (uErr & X86_TRAP_PF_US)
671	STAM_COUNTER_INC(&pVM->pgm.s.StatGCPageOutOfSyncUser);
672	else /* supervisor */
673	STAM_COUNTER_INC(&pVM->pgm.s.StatGCPageOutOfSyncSupervisor);
674
675
676	/*
677	* Note: Do NOT use PGM_SYNC_NR_PAGES here. That only works if the page is not present, which is not true in this case.
678	*/
679	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, (RTGCUINTPTR)pvFault, 1, uErr);
680	if (VBOX_SUCCESS(rc))
681	{
682	/*
683	* Page was successfully synced, return to guest.
684	*/
685	# ifdef VBOX_STRICT
686	RTGCPHYS GCPhys;
687	uint64_t fPageGst;
688	rc = PGMGstGetPage(pVM, pvFault, &fPageGst, &GCPhys);
689	Assert(VBOX_SUCCESS(rc) && fPageGst & X86_PTE_RW);
690	LogFlow(("Obsolete physical monitor page out of sync %VGv - phys %VGp flags=%08llx\n", pvFault, GCPhys, (uint64_t)fPageGst));
691
692	uint64_t fPageShw;
693	rc = PGMShwGetPage(pVM, pvFault, &fPageShw, NULL);
694	Assert(VBOX_SUCCESS(rc) && fPageShw & X86_PTE_RW);
695	# endif /* VBOX_STRICT */
696	STAM_PROFILE_STOP(&pVM->pgm.s.StatOutOfSync, c);
697	STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eOutOfSyncObsHnd; });
698	return VINF_SUCCESS;
699	}
700
701	/* Check to see if we need to emulate the instruction as X86_CR0_WP has been cleared. */
702	if ( CPUMGetGuestCPL(pVM, pRegFrame) == 0
703	&& ((CPUMGetGuestCR0(pVM) & (X86_CR0_WP\|X86_CR0_PG)) == X86_CR0_PG)
704	&& (uErr & (X86_TRAP_PF_RW \| X86_TRAP_PF_P)) == (X86_TRAP_PF_RW \| X86_TRAP_PF_P))
705	{
706	uint64_t fPageGst;
707	rc = PGMGstGetPage(pVM, pvFault, &fPageGst, NULL);
708	if ( VBOX_SUCCESS(rc)
709	&& !(fPageGst & X86_PTE_RW))
710	{
711	rc = PGMInterpretInstruction(pVM, pRegFrame, pvFault);
712	if (VBOX_SUCCESS(rc))
713	STAM_COUNTER_INC(&pVM->pgm.s.StatTrap0eWPEmulGC);
714	else
715	STAM_COUNTER_INC(&pVM->pgm.s.StatTrap0eWPEmulR3);
716	return rc;
717	}
718	else
719	AssertMsgFailed(("Unexpected r/w page %x flag=%x\n", pvFault, (uint32_t)fPageGst));
720	}
721
722	}
723
724	# if PGM_WITH_PAGING(PGM_GST_TYPE)
725	# ifdef VBOX_STRICT
726	/*
727	* Check for VMM page flags vs. Guest page flags consistency.
728	* Currently only for debug purposes.
729	*/
730	if (VBOX_SUCCESS(rc))
731	{
732	/* Get guest page flags. */
733	uint64_t fPageGst;
734	rc = PGMGstGetPage(pVM, pvFault, &fPageGst, NULL);
735	if (VBOX_SUCCESS(rc))
736	{
737	uint64_t fPageShw;
738	rc = PGMShwGetPage(pVM, pvFault, &fPageShw, NULL);
739
740	/*
741	* Compare page flags.
742	* Note: we have AVL, A, D bits desynched.
743	*/
744	AssertMsg((fPageShw & ~(X86_PTE_A \| X86_PTE_D \| X86_PTE_AVL_MASK)) == (fPageGst & ~(X86_PTE_A \| X86_PTE_D \| X86_PTE_AVL_MASK)),
745	("Page flags mismatch! pvFault=%p GCPhys=%VGp fPageShw=%08llx fPageGst=%08llx\n", pvFault, GCPhys, fPageShw, fPageGst));
746	}
747	else
748	AssertMsgFailed(("PGMGstGetPage rc=%Vrc\n", rc));
749	}
750	else
751	AssertMsgFailed(("PGMGCGetPage rc=%Vrc\n", rc));
752	# endif /* VBOX_STRICT */
753	# endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
754	}
755	STAM_PROFILE_STOP(&pVM->pgm.s.StatOutOfSync, c);
756	# endif /* PGM_OUT_OF_SYNC_IN_GC */
757	}
758	else
759	{
760	/*
761	* Page not present in Guest OS or invalid page table address.
762	* This is potential virtual page access handler food.
763	*
764	* For the present we'll say that our access handlers don't
765	* work for this case - we've already discarded the page table
766	* not present case which is identical to this.
767	*
768	* When we perchance find we need this, we will probably have AVL
769	* trees (offset based) to operate on and we can measure their speed
770	* agains mapping a page table and probably rearrange this handling
771	* a bit. (Like, searching virtual ranges before checking the
772	* physical address.)
773	*/
774	}
775	}
776
777
778	# if PGM_WITH_PAGING(PGM_GST_TYPE)
779	/*
780	* Conclusion, this is a guest trap.
781	*/
782	LogFlow(("PGM: Unhandled #PF -> route trap to recompiler!\n"));
783	STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eUnhandled);
784	return VINF_EM_RAW_GUEST_TRAP;
785	# else
786	/* present, but not a monitored page; perhaps the guest is probing physical memory */
787	return VINF_EM_RAW_EMULATE_INSTR;
788	# endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
789
790
791	#else /* PGM_GST_TYPE != PGM_TYPE_32BIT */
792
793	AssertReleaseMsgFailed(("Shw=%d Gst=%d is not implemented!\n", PGM_GST_TYPE, PGM_SHW_TYPE));
794	return VERR_INTERNAL_ERROR;
795	#endif /* PGM_GST_TYPE != PGM_TYPE_32BIT */
796	}
797
798
799	/**
800	* Emulation of the invlpg instruction.
801	*
802	*
803	* @returns VBox status code.
804	*
805	* @param pVM VM handle.
806	* @param GCPtrPage Page to invalidate.
807	*
808	* @remark ASSUMES that the guest is updating before invalidating. This order
809	* isn't required by the CPU, so this is speculative and could cause
810	* trouble.
811	*
812	* @todo Flush page or page directory only if necessary!
813	* @todo Add a #define for simply invalidating the page.
814	*/
815	PGM_BTH_DECL(int, InvalidatePage)(PVM pVM, RTGCUINTPTR GCPtrPage)
816	{
817	#if PGM_GST_TYPE == PGM_TYPE_32BIT \
818	\|\| PGM_GST_TYPE == PGM_TYPE_PAE
819
820	LogFlow(("InvalidatePage %x\n", GCPtrPage));
821	/*
822	* Get the shadow PD entry and skip out if this PD isn't present.
823	* (Guessing that it is frequent for a shadow PDE to not be present, do this first.)
824	*/
825	const unsigned iPDDst = GCPtrPage >> SHW_PD_SHIFT;
826	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
827	PX86PDE pPdeDst = &pVM->pgm.s.CTXMID(p,32BitPD)->a[iPDDst];
828	# else
829	PX86PDEPAE pPdeDst = &pVM->pgm.s.CTXMID(ap,PaePDs[0])->a[iPDDst];
830	# endif
831	const SHWPDE PdeDst = *pPdeDst;
832	if (!PdeDst.n.u1Present)
833	{
834	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePageSkipped));
835	return VINF_SUCCESS;
836	}
837
838	/*
839	* Get the guest PD entry and calc big page.
840	*/
841	# if PGM_GST_TYPE == PGM_TYPE_32BIT
842	PX86PD pPDSrc = CTXSUFF(pVM->pgm.s.pGuestPD);
843	const unsigned iPDSrc = GCPtrPage >> GST_PD_SHIFT;
844	GSTPDE PdeSrc = pPDSrc->a[iPDSrc];
845	# else /* PAE */
846	unsigned iPDSrc;
847	PX86PDPAE pPDSrc = pgmGstGetPaePDPtr(&pVM->pgm.s, GCPtrPage, &iPDSrc);
848	GSTPDE PdeSrc;
849
850	if (pPDSrc)
851	PdeSrc = pPDSrc->a[iPDSrc];
852	else
853	PdeSrc.u = 0;
854	# endif
855
856	const uint32_t cr4 = CPUMGetGuestCR4(pVM);
857	const bool fIsBigPage = PdeSrc.b.u1Size && (cr4 & X86_CR4_PSE);
858
859	# ifdef IN_RING3
860	/*
861	* If a CR3 Sync is pending we may ignore the invalidate page operation
862	* depending on the kind of sync and if it's a global page or not.
863	* This doesn't make sense in GC/R0 so we'll skip it entirely there.
864	*/
865	# ifdef PGM_SKIP_GLOBAL_PAGEDIRS_ON_NONGLOBAL_FLUSH
866	if ( VM_FF_ISSET(pVM, VM_FF_PGM_SYNC_CR3)
867	\|\| ( VM_FF_ISSET(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL)
868	&& fIsBigPage
869	&& PdeSrc.b.u1Global
870	&& (cr4 & X86_CR4_PGE)
871	)
872	)
873	# else
874	if (VM_FF_ISPENDING(pVM, VM_FF_PGM_SYNC_CR3 \| VM_FF_PGM_SYNC_CR3_NON_GLOBAL) )
875	# endif
876	{
877	STAM_COUNTER_INC(&pVM->pgm.s.StatHCInvalidatePageSkipped);
878	return VINF_SUCCESS;
879	}
880	# endif /* IN_RING3 */
881
882
883	/*
884	* Deal with the Guest PDE.
885	*/
886	int rc = VINF_SUCCESS;
887	if (PdeSrc.n.u1Present)
888	{
889	if (PdeDst.u & PGM_PDFLAGS_MAPPING)
890	{
891	/*
892	* Conflict - Let SyncPT deal with it to avoid duplicate code.
893	*/
894	Assert(pgmMapAreMappingsEnabled(&pVM->pgm.s));
895	Assert(PGMGetGuestMode(pVM) <= PGMMODE_32_BIT);
896	rc = PGM_BTH_NAME(SyncPT)(pVM, iPDSrc, pPDSrc, GCPtrPage);
897	}
898	else if ( PdeSrc.n.u1User != PdeDst.n.u1User
899	\|\| (!PdeSrc.n.u1Write && PdeDst.n.u1Write))
900	{
901	/*
902	* Mark not present so we can resync the PDE when it's used.
903	*/
904	LogFlow(("InvalidatePage: Out-of-sync at %VGp PdeSrc=%RX64 PdeDst=%RX64\n",
905	GCPtrPage, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
906	pgmPoolFree(pVM, PdeDst.u & SHW_PDE_PG_MASK, SHW_POOL_ROOT_IDX, iPDDst);
907	pPdeDst->u = 0;
908	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePagePDOutOfSync));
909	PGM_INVL_GUEST_TLBS();
910	}
911	# ifdef PGM_SYNC_ACCESSED_BIT
912	else if (!PdeSrc.n.u1Accessed)
913	{
914	/*
915	* Mark not present so we can set the accessed bit.
916	*/
917	pgmPoolFree(pVM, PdeDst.u & SHW_PDE_PG_MASK, SHW_POOL_ROOT_IDX, iPDDst);
918	pPdeDst->u = 0;
919	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePagePDNAs));
920	PGM_INVL_GUEST_TLBS();
921	}
922	# endif
923	else if (!fIsBigPage)
924	{
925	/*
926	* 4KB - page.
927	*/
928	PPGMPOOLPAGE pShwPage = pgmPoolGetPageByHCPhys(pVM, PdeDst.u & SHW_PDE_PG_MASK);
929	RTGCPHYS GCPhys = PdeSrc.u & GST_PDE_PG_MASK;
930	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
931	/* Select the right PDE as we're emulating a 4kb page table with 2 shadow page tables. */
932	GCPhys \|= (iPDDst & 1) * (PAGE_SIZE/2);
933	# endif
934	if (pShwPage->GCPhys == GCPhys)
935	{
936	# if 0 /* likely cause of a major performance regression; must be SyncPageWorkerTrackDeref then */
937	const unsigned iPTEDst = (GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK;
938	PSHWPT pPT = (PSHWPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
939	if (pPT->a[iPTEDst].n.u1Present)
940	{
941	# ifdef PGMPOOL_WITH_USER_TRACKING
942	/* This is very unlikely with caching/monitoring enabled. */
943	PGM_BTH_NAME(SyncPageWorkerTrackDeref)(pVM, pShwPage, pPT->a[iPTEDst].u & SHW_PTE_PG_MASK);
944	# endif
945	pPT->a[iPTEDst].u = 0;
946	}
947	# else /* Syncing it here isn't 100% safe and it's probably not worth spending time syncing it. */
948	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, GCPtrPage, 1, 0);
949	if (VBOX_SUCCESS(rc))
950	rc = VINF_SUCCESS;
951	# endif
952	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePage4KBPages));
953	PGM_INVL_PG(GCPtrPage);
954	}
955	else
956	{
957	/*
958	* The page table address changed.
959	*/
960	LogFlow(("InvalidatePage: Out-of-sync at %VGp PdeSrc=%RX64 PdeDst=%RX64 ShwGCPhys=%VGp iPDDst=%#x\n",
961	GCPtrPage, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u, pShwPage->GCPhys, iPDDst));
962	pgmPoolFree(pVM, PdeDst.u & SHW_PDE_PG_MASK, SHW_POOL_ROOT_IDX, iPDDst);
963	pPdeDst->u = 0;
964	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePagePDOutOfSync));
965	PGM_INVL_GUEST_TLBS();
966	}
967	}
968	else
969	{
970	/*
971	* 2/4MB - page.
972	*/
973	/* Before freeing the page, check if anything really changed. */
974	PPGMPOOLPAGE pShwPage = pgmPoolGetPageByHCPhys(pVM, PdeDst.u & SHW_PDE_PG_MASK);
975	RTGCPHYS GCPhys = PdeSrc.u & GST_PDE_BIG_PG_MASK;
976	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
977	/* Select the right PDE as we're emulating a 4MB page directory with two 2 MB shadow PDEs.*/
978	GCPhys \|= GCPtrPage & (1 << X86_PD_PAE_SHIFT);
979	# endif
980	if ( pShwPage->GCPhys == GCPhys
981	&& pShwPage->enmKind == BTH_PGMPOOLKIND_PT_FOR_BIG)
982	{
983	/* ASSUMES a the given bits are identical for 4M and normal PDEs */
984	/** @todo PAT */
985	# ifdef PGM_SYNC_DIRTY_BIT
986	if ( (PdeSrc.u & (X86_PDE_P \| X86_PDE_RW \| X86_PDE_US \| X86_PDE_PWT \| X86_PDE_PCD))
987	== (PdeDst.u & (X86_PDE_P \| X86_PDE_RW \| X86_PDE_US \| X86_PDE_PWT \| X86_PDE_PCD))
988	&& ( PdeSrc.b.u1Dirty /** @todo rainy day: What about read-only 4M pages? not very common, but still... */
989	\|\| (PdeDst.u & PGM_PDFLAGS_TRACK_DIRTY)))
990	# else
991	if ( (PdeSrc.u & (X86_PDE_P \| X86_PDE_RW \| X86_PDE_US \| X86_PDE_PWT \| X86_PDE_PCD))
992	== (PdeDst.u & (X86_PDE_P \| X86_PDE_RW \| X86_PDE_US \| X86_PDE_PWT \| X86_PDE_PCD)))
993	# endif
994	{
995	LogFlow(("Skipping flush for big page containing %VGv (PD=%X .u=%VX64)-> nothing has changed!\n", GCPtrPage, iPDSrc, PdeSrc.u));
996	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePage4MBPagesSkip));
997	return VINF_SUCCESS;
998	}
999	}
1000
1001	/*
1002	* Ok, the page table is present and it's been changed in the guest.
1003	* If we're in host context, we'll just mark it as not present taking the lazy approach.
1004	* We could do this for some flushes in GC too, but we need an algorithm for
1005	* deciding which 4MB pages containing code likely to be executed very soon.
1006	*/
1007	pgmPoolFree(pVM, PdeDst.u & SHW_PDE_PG_MASK, SHW_POOL_ROOT_IDX, iPDDst);
1008	pPdeDst->u = 0;
1009	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePage4MBPages));
1010	PGM_INVL_BIG_PG(GCPtrPage);
1011	}
1012	}
1013	else
1014	{
1015	/*
1016	* Page directory is not present, mark shadow PDE not present.
1017	*/
1018	if (!(PdeDst.u & PGM_PDFLAGS_MAPPING))
1019	{
1020	pgmPoolFree(pVM, PdeDst.u & SHW_PDE_PG_MASK, SHW_POOL_ROOT_IDX, iPDDst);
1021	pPdeDst->u = 0;
1022	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePagePDNPs));
1023	PGM_INVL_PG(GCPtrPage);
1024	}
1025	else
1026	{
1027	Assert(pgmMapAreMappingsEnabled(&pVM->pgm.s));
1028	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,InvalidatePagePDMappings));
1029	}
1030	}
1031
1032	return rc;
1033
1034	#elif PGM_GST_TYPE == PGM_TYPE_AMD64
1035	//# error not implemented
1036	return VERR_INTERNAL_ERROR;
1037
1038	#else /* guest real and protected mode */
1039	/* There's no such thing as InvalidatePage when paging is disabled, so just ignore. */
1040	return VINF_SUCCESS;
1041	#endif
1042	}
1043
1044
1045	#ifdef PGMPOOL_WITH_USER_TRACKING
1046	/**
1047	* Update the tracking of shadowed pages.
1048	*
1049	* @param pVM The VM handle.
1050	* @param pShwPage The shadow page.
1051	* @param HCPhys The physical page we is being dereferenced.
1052	*/
1053	DECLINLINE(void) PGM_BTH_NAME(SyncPageWorkerTrackDeref)(PVM pVM, PPGMPOOLPAGE pShwPage, RTHCPHYS HCPhys)
1054	{
1055	# ifdef PGMPOOL_WITH_GCPHYS_TRACKING
1056	STAM_PROFILE_START(&pVM->pgm.s.StatTrackDeref, a);
1057	LogFlow(("SyncPageWorkerTrackDeref: Damn HCPhys=%VHp pShwPage->idx=%#x!!!\n", HCPhys, pShwPage->idx));
1058
1059	/** @todo If this turns out to be a bottle neck (very likely) two things can be done:
1060	* 1. have a medium sized HCPhys -> GCPhys TLB (hash?)
1061	* 2. write protect all shadowed pages. I.e. implement caching.
1062	*/
1063	/*
1064	* Find the guest address.
1065	*/
1066	for (PPGMRAMRANGE pRam = CTXALLSUFF(pVM->pgm.s.pRamRanges);
1067	pRam;
1068	pRam = CTXALLSUFF(pRam->pNext))
1069	{
1070	unsigned iPage = pRam->cb >> PAGE_SHIFT;
1071	while (iPage-- > 0)
1072	{
1073	if (PGM_PAGE_GET_HCPHYS(&pRam->aPages[iPage]) == HCPhys)
1074	{
1075	PPGMPOOL pPool = pVM->pgm.s.CTXSUFF(pPool);
1076	pgmTrackDerefGCPhys(pPool, pShwPage, &pRam->aPages[iPage]);
1077	pShwPage->cPresent--;
1078	pPool->cPresent--;
1079	STAM_PROFILE_STOP(&pVM->pgm.s.StatTrackDeref, a);
1080	return;
1081	}
1082	}
1083	}
1084
1085	for (;;)
1086	AssertReleaseMsgFailed(("HCPhys=%VHp wasn't found!\n", HCPhys));
1087	# else /* !PGMPOOL_WITH_GCPHYS_TRACKING */
1088	pShwPage->cPresent--;
1089	pVM->pgm.s.CTXSUFF(pPool)->cPresent--;
1090	# endif /* !PGMPOOL_WITH_GCPHYS_TRACKING */
1091	}
1092
1093
1094	/**
1095	* Update the tracking of shadowed pages.
1096	*
1097	* @param pVM The VM handle.
1098	* @param pShwPage The shadow page.
1099	* @param u16 The top 16-bit of the pPage->HCPhys.
1100	* @param pPage Pointer to the guest page. this will be modified.
1101	* @param iPTDst The index into the shadow table.
1102	*/
1103	DECLINLINE(void) PGM_BTH_NAME(SyncPageWorkerTrackAddref)(PVM pVM, PPGMPOOLPAGE pShwPage, uint16_t u16, PPGMPAGE pPage, const unsigned iPTDst)
1104	{
1105	# ifdef PGMPOOL_WITH_GCPHYS_TRACKING
1106	/*
1107	* We're making certain assumptions about the placement of cRef and idx.
1108	*/
1109	Assert(MM_RAM_FLAGS_IDX_SHIFT == 48);
1110	Assert(MM_RAM_FLAGS_CREFS_SHIFT > MM_RAM_FLAGS_IDX_SHIFT);
1111
1112	/*
1113	* Just deal with the simple first time here.
1114	*/
1115	if (!u16)
1116	{
1117	STAM_COUNTER_INC(&pVM->pgm.s.StatTrackVirgin);
1118	u16 = (1 << (MM_RAM_FLAGS_CREFS_SHIFT - MM_RAM_FLAGS_IDX_SHIFT)) \| pShwPage->idx;
1119	}
1120	else
1121	u16 = pgmPoolTrackPhysExtAddref(pVM, u16, pShwPage->idx);
1122
1123	/* write back, trying to be clever... */
1124	Log2(("SyncPageWorkerTrackAddRef: u16=%#x pPage->HCPhys=%VHp->%VHp iPTDst=%#x\n",
1125	u16, pPage->HCPhys, (pPage->HCPhys & MM_RAM_FLAGS_NO_REFS_MASK) \| ((uint64_t)u16 << MM_RAM_FLAGS_CREFS_SHIFT), iPTDst));
1126	((uint16_t )&pPage->HCPhys + 3) = u16; /** @todo PAGE FLAGS */
1127	# endif /* PGMPOOL_WITH_GCPHYS_TRACKING */
1128
1129	/* update statistics. */
1130	pVM->pgm.s.CTXSUFF(pPool)->cPresent++;
1131	pShwPage->cPresent++;
1132	if (pShwPage->iFirstPresent > iPTDst)
1133	pShwPage->iFirstPresent = iPTDst;
1134	}
1135	#endif /* PGMPOOL_WITH_USER_TRACKING */
1136
1137
1138	/**
1139	* Creates a 4K shadow page for a guest page.
1140	*
1141	* For 4M pages the caller must convert the PDE4M to a PTE, this includes adjusting the
1142	* physical address. The PdeSrc argument only the flags are used. No page structured
1143	* will be mapped in this function.
1144	*
1145	* @param pVM VM handle.
1146	* @param pPteDst Destination page table entry.
1147	* @param PdeSrc Source page directory entry (i.e. Guest OS page directory entry).
1148	* Can safely assume that only the flags are being used.
1149	* @param PteSrc Source page table entry (i.e. Guest OS page table entry).
1150	* @param pShwPage Pointer to the shadow page.
1151	* @param iPTDst The index into the shadow table.
1152	*
1153	* @remark Not used for 2/4MB pages!
1154	*/
1155	DECLINLINE(void) PGM_BTH_NAME(SyncPageWorker)(PVM pVM, PSHWPTE pPteDst, GSTPDE PdeSrc, GSTPTE PteSrc, PPGMPOOLPAGE pShwPage, unsigned iPTDst)
1156	{
1157	if (PteSrc.n.u1Present)
1158	{
1159	/*
1160	* Find the ram range.
1161	*/
1162	PPGMPAGE pPage;
1163	int rc = pgmPhysGetPageEx(&pVM->pgm.s, PteSrc.u & GST_PTE_PG_MASK, &pPage);
1164	if (VBOX_SUCCESS(rc))
1165	{
1166	/** @todo investiage PWT, PCD and PAT. */
1167	/*
1168	* Make page table entry.
1169	*/
1170	const RTHCPHYS HCPhys = pPage->HCPhys; /** @todo FLAGS */
1171	SHWPTE PteDst;
1172	if (PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage))
1173	{
1174	/** @todo r=bird: Are we actually handling dirty and access bits for pages with access handlers correctly? No. */
1175	if (!PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage))
1176	PteDst.u = (PteSrc.u & ~(X86_PTE_PAE_PG_MASK \| X86_PTE_AVL_MASK \| X86_PTE_PAT \| X86_PTE_PCD \| X86_PTE_PWT \| X86_PTE_RW))
1177	\| (HCPhys & X86_PTE_PAE_PG_MASK);
1178	else
1179	{
1180	LogFlow(("SyncPageWorker: monitored page (%VGp) -> mark not present\n", HCPhys));
1181	PteDst.u = 0;
1182	}
1183	/** @todo count these two kinds. */
1184	}
1185	else
1186	{
1187	#ifdef PGM_SYNC_DIRTY_BIT
1188	# ifdef PGM_SYNC_ACCESSED_BIT
1189	/*
1190	* If the page or page directory entry is not marked accessed,
1191	* we mark the page not present.
1192	*/
1193	if (!PteSrc.n.u1Accessed \|\| !PdeSrc.n.u1Accessed)
1194	{
1195	LogFlow(("SyncPageWorker: page and or page directory not accessed -> mark not present\n"));
1196	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,AccessedPage));
1197	PteDst.u = 0;
1198	}
1199	else
1200	# endif
1201	/*
1202	* If the page is not flagged as dirty and is writable, then make it read-only, so we can set the dirty bit
1203	* when the page is modified.
1204	*/
1205	if (!PteSrc.n.u1Dirty && (PdeSrc.n.u1Write & PteSrc.n.u1Write))
1206	{
1207	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,DirtyPage));
1208	PteDst.u = (PteSrc.u & ~(X86_PTE_PAE_PG_MASK \| X86_PTE_AVL_MASK \| X86_PTE_PAT \| X86_PTE_PCD \| X86_PTE_PWT \| X86_PTE_RW))
1209	\| (HCPhys & X86_PTE_PAE_PG_MASK)
1210	\| PGM_PTFLAGS_TRACK_DIRTY;
1211	}
1212	else
1213	{
1214	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,DirtyPageSkipped));
1215	PteDst.u = (PteSrc.u & ~(X86_PTE_PAE_PG_MASK \| X86_PTE_AVL_MASK \| X86_PTE_PAT \| X86_PTE_PCD \| X86_PTE_PWT))
1216	\| (HCPhys & X86_PTE_PAE_PG_MASK);
1217	}
1218	#endif
1219	}
1220
1221	#ifdef PGMPOOL_WITH_USER_TRACKING
1222	/*
1223	* Keep user track up to date.
1224	*/
1225	if (PteDst.n.u1Present)
1226	{
1227	if (!pPteDst->n.u1Present)
1228	PGM_BTH_NAME(SyncPageWorkerTrackAddref)(pVM, pShwPage, HCPhys >> MM_RAM_FLAGS_IDX_SHIFT, pPage, iPTDst);
1229	else if ((pPteDst->u & SHW_PTE_PG_MASK) != (PteDst.u & SHW_PTE_PG_MASK))
1230	{
1231	Log2(("SyncPageWorker: deref! *pPteDst=%RX64 PteDst=%RX64\n", (uint64_t)pPteDst->u, (uint64_t)PteDst.u));
1232	PGM_BTH_NAME(SyncPageWorkerTrackDeref)(pVM, pShwPage, pPteDst->u & SHW_PTE_PG_MASK);
1233	PGM_BTH_NAME(SyncPageWorkerTrackAddref)(pVM, pShwPage, HCPhys >> MM_RAM_FLAGS_IDX_SHIFT, pPage, iPTDst);
1234	}
1235	}
1236	else if (pPteDst->n.u1Present)
1237	{
1238	Log2(("SyncPageWorker: deref! *pPteDst=%RX64\n", (uint64_t)pPteDst->u));
1239	PGM_BTH_NAME(SyncPageWorkerTrackDeref)(pVM, pShwPage, pPteDst->u & SHW_PTE_PG_MASK);
1240	}
1241	#endif /* PGMPOOL_WITH_USER_TRACKING */
1242
1243	/*
1244	* Update statistics and commit the entry.
1245	*/
1246	if (!PteSrc.n.u1Global)
1247	pShwPage->fSeenNonGlobal = true;
1248	*pPteDst = PteDst;
1249	}
1250	/* else MMIO or invalid page, we must handle them manually in the #PF handler. */
1251	/** @todo count these. */
1252	}
1253	else
1254	{
1255	/*
1256	* Page not-present.
1257	*/
1258	LogFlow(("SyncPageWorker: page not present in Pte\n"));
1259	#ifdef PGMPOOL_WITH_USER_TRACKING
1260	/* Keep user track up to date. */
1261	if (pPteDst->n.u1Present)
1262	{
1263	Log2(("SyncPageWorker: deref! *pPteDst=%RX64\n", (uint64_t)pPteDst->u));
1264	PGM_BTH_NAME(SyncPageWorkerTrackDeref)(pVM, pShwPage, pPteDst->u & SHW_PTE_PG_MASK);
1265	}
1266	#endif /* PGMPOOL_WITH_USER_TRACKING */
1267	pPteDst->u = 0;
1268	/** @todo count these. */
1269	}
1270	}
1271
1272
1273	/**
1274	* Syncs a guest OS page.
1275	*
1276	* There are no conflicts at this point, neither is there any need for
1277	* page table allocations.
1278	*
1279	* @returns VBox status code.
1280	* @returns VINF_PGM_SYNCPAGE_MODIFIED_PDE if it modifies the PDE in any way.
1281	* @param pVM VM handle.
1282	* @param PdeSrc Page directory entry of the guest.
1283	* @param GCPtrPage Guest context page address.
1284	* @param cPages Number of pages to sync (PGM_SYNC_N_PAGES) (default=1).
1285	* @param uErr Fault error (X86_TRAP_PF_*).
1286	*/
1287	PGM_BTH_DECL(int, SyncPage)(PVM pVM, GSTPDE PdeSrc, RTGCUINTPTR GCPtrPage, unsigned cPages, unsigned uErr)
1288	{
1289	LogFlow(("SyncPage: GCPtrPage=%VGv cPages=%d uErr=%#x\n", GCPtrPage, cPages, uErr));
1290
1291	#if PGM_GST_TYPE == PGM_TYPE_32BIT \
1292	\|\| PGM_GST_TYPE == PGM_TYPE_PAE
1293
1294	# if PGM_WITH_NX(PGM_GST_TYPE)
1295	bool fNoExecuteBitValid = !!(CPUMGetGuestEFER(pVM) & MSR_K6_EFER_NXE);
1296	# endif
1297
1298	/*
1299	* Assert preconditions.
1300	*/
1301	STAM_COUNTER_INC(&pVM->pgm.s.StatGCSyncPagePD[(GCPtrPage >> GST_PD_SHIFT) & GST_PD_MASK]);
1302	Assert(PdeSrc.n.u1Present);
1303	Assert(cPages);
1304
1305	/*
1306	* Get the shadow PDE, find the shadow page table in the pool.
1307	*/
1308	const unsigned iPDDst = GCPtrPage >> SHW_PD_SHIFT;
1309	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
1310	X86PDE PdeDst = pVM->pgm.s.CTXMID(p,32BitPD)->a[iPDDst];
1311	# else /* PAE */
1312	X86PDEPAE PdeDst = pVM->pgm.s.CTXMID(ap,PaePDs)[0]->a[iPDDst];
1313	# endif
1314	Assert(PdeDst.n.u1Present);
1315	PPGMPOOLPAGE pShwPage = pgmPoolGetPageByHCPhys(pVM, PdeDst.u & SHW_PDE_PG_MASK);
1316
1317	/*
1318	* Check that the page is present and that the shadow PDE isn't out of sync.
1319	*/
1320	const bool fBigPage = PdeSrc.b.u1Size && (CPUMGetGuestCR4(pVM) & X86_CR4_PSE);
1321	RTGCPHYS GCPhys;
1322	if (!fBigPage)
1323	{
1324	GCPhys = PdeSrc.u & GST_PDE_PG_MASK;
1325	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
1326	/* Select the right PDE as we're emulating a 4kb page table with 2 shadow page tables. */
1327	GCPhys \|= (iPDDst & 1) * (PAGE_SIZE/2);
1328	# endif
1329	}
1330	else
1331	{
1332	GCPhys = PdeSrc.u & GST_PDE_BIG_PG_MASK;
1333	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
1334	/* Select the right PDE as we're emulating a 4MB page directory with two 2 MB shadow PDEs.*/
1335	GCPhys \|= GCPtrPage & (1 << X86_PD_PAE_SHIFT);
1336	# endif
1337	}
1338	if ( pShwPage->GCPhys == GCPhys
1339	&& PdeSrc.n.u1Present
1340	&& (PdeSrc.n.u1User == PdeDst.n.u1User)
1341	&& (PdeSrc.n.u1Write == PdeDst.n.u1Write \|\| !PdeDst.n.u1Write)
1342	# if PGM_WITH_NX(PGM_GST_TYPE)
1343	&& (!fNoExecuteBitValid \|\| PdeSrc.n.u1NoExecute == PdeDst.n.u1NoExecute)
1344	# endif
1345	)
1346	{
1347	# ifdef PGM_SYNC_ACCESSED_BIT
1348	/*
1349	* Check that the PDE is marked accessed already.
1350	* Since we set the accessed bit before getting here on a #PF, this
1351	* check is only meant for dealing with non-#PF'ing paths.
1352	*/
1353	if (PdeSrc.n.u1Accessed)
1354	# endif
1355	{
1356	PSHWPT pPTDst = (PSHWPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
1357	if (!fBigPage)
1358	{
1359	/*
1360	* 4KB Page - Map the guest page table.
1361	*/
1362	PGSTPT pPTSrc;
1363	int rc = PGM_GCPHYS_2_PTR(pVM, PdeSrc.u & GST_PDE_PG_MASK, &pPTSrc);
1364	if (VBOX_SUCCESS(rc))
1365	{
1366	# ifdef PGM_SYNC_N_PAGES
1367	Assert(cPages == 1 \|\| !(uErr & X86_TRAP_PF_P));
1368	if (cPages > 1 && !(uErr & X86_TRAP_PF_P))
1369	{
1370	/*
1371	* This code path is currently only taken when the caller is PGMTrap0eHandler
1372	* for non-present pages!
1373	*
1374	* We're setting PGM_SYNC_NR_PAGES pages around the faulting page to sync it and
1375	* deal with locality.
1376	*/
1377	unsigned iPTDst = (GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK;
1378	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
1379	/* Select the right PDE as we're emulating a 4kb page table with 2 shadow page tables. */
1380	const unsigned offPTSrc = ((GCPtrPage >> SHW_PD_SHIFT) & 1) * 512;
1381	# else
1382	const unsigned offPTSrc = 0;
1383	# endif
1384	const unsigned iPTDstEnd = RT_MIN(iPTDst + PGM_SYNC_NR_PAGES / 2, ELEMENTS(pPTDst->a));
1385	if (iPTDst < PGM_SYNC_NR_PAGES / 2)
1386	iPTDst = 0;
1387	else
1388	iPTDst -= PGM_SYNC_NR_PAGES / 2;
1389	for (; iPTDst < iPTDstEnd; iPTDst++)
1390	{
1391	if (!pPTDst->a[iPTDst].n.u1Present)
1392	{
1393	GSTPTE PteSrc = pPTSrc->a[offPTSrc + iPTDst];
1394	RTGCUINTPTR GCPtrCurPage = ((RTGCUINTPTR)GCPtrPage & ~(RTGCUINTPTR)(GST_PT_MASK << GST_PT_SHIFT)) \| ((offPTSrc + iPTDst) << PAGE_SHIFT);
1395	NOREF(GCPtrCurPage);
1396	#ifndef IN_RING0
1397	/*
1398	* Assuming kernel code will be marked as supervisor - and not as user level
1399	* and executed using a conforming code selector - And marked as readonly.
1400	* Also assume that if we're monitoring a page, it's of no interest to CSAM.
1401	*/
1402	PPGMPAGE pPage;
1403	if ( ((PdeSrc.u & PteSrc.u) & (X86_PTE_RW \| X86_PTE_US))
1404	\|\| iPTDst == ((GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK) /* always sync GCPtrPage */
1405	\|\| !CSAMDoesPageNeedScanning(pVM, (RTGCPTR)GCPtrCurPage)
1406	\|\| ( (pPage = pgmPhysGetPage(&pVM->pgm.s, PteSrc.u & GST_PTE_PG_MASK))
1407	&& PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage))
1408	)
1409	#endif /* else: CSAM not active */
1410	PGM_BTH_NAME(SyncPageWorker)(pVM, &pPTDst->a[iPTDst], PdeSrc, PteSrc, pShwPage, iPTDst);
1411	Log2(("SyncPage: 4K+ %VGv PteSrc:{P=%d RW=%d U=%d raw=%08llx} PteDst=%08llx%s\n",
1412	GCPtrCurPage, PteSrc.n.u1Present,
1413	PteSrc.n.u1Write & PdeSrc.n.u1Write,
1414	PteSrc.n.u1User & PdeSrc.n.u1User,
1415	(uint64_t)PteSrc.u,
1416	(uint64_t)pPTDst->a[iPTDst].u,
1417	pPTDst->a[iPTDst].u & PGM_PTFLAGS_TRACK_DIRTY ? " Track-Dirty" : ""));
1418	}
1419	}
1420	}
1421	else
1422	# endif /* PGM_SYNC_N_PAGES */
1423	{
1424	const unsigned iPTSrc = (GCPtrPage >> GST_PT_SHIFT) & GST_PT_MASK;
1425	GSTPTE PteSrc = pPTSrc->a[iPTSrc];
1426	const unsigned iPTDst = (GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK;
1427	PGM_BTH_NAME(SyncPageWorker)(pVM, &pPTDst->a[iPTDst], PdeSrc, PteSrc, pShwPage, iPTDst);
1428	Log2(("SyncPage: 4K %VGv PteSrc:{P=%d RW=%d U=%d raw=%08llx}%s\n",
1429	GCPtrPage, PteSrc.n.u1Present,
1430	PteSrc.n.u1Write & PdeSrc.n.u1Write,
1431	PteSrc.n.u1User & PdeSrc.n.u1User,
1432	(uint64_t)PteSrc.u,
1433	pPTDst->a[iPTDst].u & PGM_PTFLAGS_TRACK_DIRTY ? " Track-Dirty" : ""));
1434	}
1435	}
1436	else /* MMIO or invalid page: emulated in #PF handler. */
1437	{
1438	LogFlow(("PGM_GCPHYS_2_PTR %VGp failed with %Vrc\n", GCPhys, rc));
1439	Assert(!pPTDst->a[(GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK].n.u1Present);
1440	}
1441	}
1442	else
1443	{
1444	/*
1445	* 4/2MB page - lazy syncing shadow 4K pages.
1446	* (There are many causes of getting here, it's no longer only CSAM.)
1447	*/
1448	/* Calculate the GC physical address of this 4KB shadow page. */
1449	RTGCPHYS GCPhys = (PdeSrc.u & GST_PDE_BIG_PG_MASK) \| ((RTGCUINTPTR)GCPtrPage & GST_BIG_PAGE_OFFSET_MASK);
1450	/* Find ram range. */
1451	PPGMPAGE pPage;
1452	int rc = pgmPhysGetPageEx(&pVM->pgm.s, GCPhys, &pPage);
1453	if (VBOX_SUCCESS(rc))
1454	{
1455	/*
1456	* Make shadow PTE entry.
1457	*/
1458	const RTHCPHYS HCPhys = pPage->HCPhys; /** @todo PAGE FLAGS */
1459	SHWPTE PteDst;
1460	PteDst.u = (PdeSrc.u & ~(X86_PTE_PAE_PG_MASK \| X86_PTE_AVL_MASK \| X86_PTE_PAT \| X86_PTE_PCD \| X86_PTE_PWT))
1461	\| (HCPhys & X86_PTE_PAE_PG_MASK);
1462	if (PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage))
1463	{
1464	if (!PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage))
1465	PteDst.n.u1Write = 0;
1466	else
1467	PteDst.u = 0;
1468	}
1469	const unsigned iPTDst = (GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK;
1470	# ifdef PGMPOOL_WITH_USER_TRACKING
1471	if (PteDst.n.u1Present && !pPTDst->a[iPTDst].n.u1Present)
1472	PGM_BTH_NAME(SyncPageWorkerTrackAddref)(pVM, pShwPage, HCPhys >> MM_RAM_FLAGS_IDX_SHIFT, pPage, iPTDst);
1473	# endif
1474	pPTDst->a[iPTDst] = PteDst;
1475
1476
1477	# ifdef PGM_SYNC_DIRTY_BIT
1478	/*
1479	* If the page is not flagged as dirty and is writable, then make it read-only
1480	* at PD level, so we can set the dirty bit when the page is modified.
1481	*
1482	* ASSUMES that page access handlers are implemented on page table entry level.
1483	* Thus we will first catch the dirty access and set PDE.D and restart. If
1484	* there is an access handler, we'll trap again and let it work on the problem.
1485	*/
1486	/** @todo r=bird: figure out why we need this here, SyncPT should've taken care of this already.
1487	* As for invlpg, it simply frees the whole shadow PT.
1488	* ...It's possibly because the guest clears it and the guest doesn't really tell us... */
1489	if (!PdeSrc.b.u1Dirty && PdeSrc.b.u1Write)
1490	{
1491	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,DirtyPageBig));
1492	PdeDst.u \|= PGM_PDFLAGS_TRACK_DIRTY;
1493	PdeDst.n.u1Write = 0;
1494	}
1495	else
1496	{
1497	PdeDst.au32[0] &= ~PGM_PDFLAGS_TRACK_DIRTY;
1498	PdeDst.n.u1Write = PdeSrc.n.u1Write;
1499	}
1500	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
1501	pVM->pgm.s.CTXMID(p,32BitPD)->a[iPDDst] = PdeDst;
1502	# else /* PAE */
1503	pVM->pgm.s.CTXMID(ap,PaePDs)[0]->a[iPDDst] = PdeDst;
1504	# endif
1505	# endif /* PGM_SYNC_DIRTY_BIT */
1506	Log2(("SyncPage: BIG %VGv PdeSrc:{P=%d RW=%d U=%d raw=%08llx} GCPhys=%VGp%s\n",
1507	GCPtrPage, PdeSrc.n.u1Present, PdeSrc.n.u1Write, PdeSrc.n.u1User, (uint64_t)PdeSrc.u, GCPhys,
1508	PdeDst.u & PGM_PDFLAGS_TRACK_DIRTY ? " Track-Dirty" : ""));
1509	}
1510	else
1511	LogFlow(("PGM_GCPHYS_2_PTR %VGp (big) failed with %Vrc\n", GCPhys, rc));
1512	}
1513	return VINF_SUCCESS;
1514	}
1515	# ifdef PGM_SYNC_ACCESSED_BIT
1516	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncPagePDNAs));
1517	#endif
1518	}
1519	else
1520	{
1521	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncPagePDOutOfSync));
1522	Log2(("SyncPage: Out-Of-Sync PDE at %VGp PdeSrc=%RX64 PdeDst=%RX64\n",
1523	GCPtrPage, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
1524	}
1525
1526	/*
1527	* Mark the PDE not present. Restart the instruction and let #PF call SyncPT.
1528	* Yea, I'm lazy.
1529	*/
1530	pgmPoolFree(pVM, PdeDst.u & SHW_PDE_PG_MASK, SHW_POOL_ROOT_IDX, iPDDst);
1531	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
1532	pVM->pgm.s.CTXMID(p,32BitPD)->a[iPDDst].u = 0;
1533	# else /* PAE */
1534	pVM->pgm.s.CTXMID(ap,PaePDs)[0]->a[iPDDst].u = 0;
1535	# endif
1536	PGM_INVL_GUEST_TLBS();
1537	return VINF_PGM_SYNCPAGE_MODIFIED_PDE;
1538
1539	#elif PGM_GST_TYPE == PGM_TYPE_REAL \|\| PGM_GST_TYPE == PGM_TYPE_PROT
1540
1541	# ifdef PGM_SYNC_N_PAGES
1542	/*
1543	* Get the shadow PDE, find the shadow page table in the pool.
1544	*/
1545	const unsigned iPDDst = GCPtrPage >> SHW_PD_SHIFT;
1546	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
1547	X86PDE PdeDst = pVM->pgm.s.CTXMID(p,32BitPD)->a[iPDDst];
1548	# else /* PAE */
1549	X86PDEPAE PdeDst = pVM->pgm.s.CTXMID(ap,PaePDs)[0]->a[iPDDst];
1550	# endif
1551	Assert(PdeDst.n.u1Present);
1552	PPGMPOOLPAGE pShwPage = pgmPoolGetPageByHCPhys(pVM, PdeDst.u & SHW_PDE_PG_MASK);
1553	PSHWPT pPTDst = (PSHWPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
1554
1555	# if PGM_SHW_TYPE == PGM_TYPE_PAE
1556	/* Select the right PDE as we're emulating a 4kb page table with 2 shadow page tables. */
1557	const unsigned offPTSrc = ((GCPtrPage >> SHW_PD_SHIFT) & 1) * 512;
1558	# else
1559	const unsigned offPTSrc = 0;
1560	# endif
1561
1562	Assert(cPages == 1 \|\| !(uErr & X86_TRAP_PF_P));
1563	if (cPages > 1 && !(uErr & X86_TRAP_PF_P))
1564	{
1565	/*
1566	* This code path is currently only taken when the caller is PGMTrap0eHandler
1567	* for non-present pages!
1568	*
1569	* We're setting PGM_SYNC_NR_PAGES pages around the faulting page to sync it and
1570	* deal with locality.
1571	*/
1572	unsigned iPTDst = (GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK;
1573	const unsigned iPTDstEnd = RT_MIN(iPTDst + PGM_SYNC_NR_PAGES / 2, ELEMENTS(pPTDst->a));
1574	if (iPTDst < PGM_SYNC_NR_PAGES / 2)
1575	iPTDst = 0;
1576	else
1577	iPTDst -= PGM_SYNC_NR_PAGES / 2;
1578	for (; iPTDst < iPTDstEnd; iPTDst++)
1579	{
1580	if (!pPTDst->a[iPTDst].n.u1Present)
1581	{
1582	GSTPTE PteSrc;
1583
1584	RTGCUINTPTR GCPtrCurPage = ((RTGCUINTPTR)GCPtrPage & ~(RTGCUINTPTR)(GST_PT_MASK << GST_PT_SHIFT)) \| ((offPTSrc + iPTDst) << PAGE_SHIFT);
1585
1586	/* Fake the page table entry */
1587	PteSrc.u = GCPtrCurPage;
1588	PteSrc.n.u1Present = 1;
1589	PteSrc.n.u1Dirty = 1;
1590	PteSrc.n.u1Accessed = 1;
1591	PteSrc.n.u1Write = 1;
1592	PteSrc.n.u1User = 1;
1593
1594	PGM_BTH_NAME(SyncPageWorker)(pVM, &pPTDst->a[iPTDst], PdeSrc, PteSrc, pShwPage, iPTDst);
1595
1596	Log2(("SyncPage: 4K+ %VGv PteSrc:{P=%d RW=%d U=%d raw=%08llx} PteDst=%08llx%s\n",
1597	GCPtrCurPage, PteSrc.n.u1Present,
1598	PteSrc.n.u1Write & PdeSrc.n.u1Write,
1599	PteSrc.n.u1User & PdeSrc.n.u1User,
1600	(uint64_t)PteSrc.u,
1601	(uint64_t)pPTDst->a[iPTDst].u,
1602	pPTDst->a[iPTDst].u & PGM_PTFLAGS_TRACK_DIRTY ? " Track-Dirty" : ""));
1603	}
1604	}
1605	}
1606	else
1607	# endif /* PGM_SYNC_N_PAGES */
1608	{
1609	GSTPTE PteSrc;
1610	const unsigned iPTDst = (GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK;
1611	RTGCUINTPTR GCPtrCurPage = ((RTGCUINTPTR)GCPtrPage & ~(RTGCUINTPTR)(GST_PT_MASK << GST_PT_SHIFT)) \| ((offPTSrc + iPTDst) << PAGE_SHIFT);
1612
1613	/* Fake the page table entry */
1614	PteSrc.u = GCPtrCurPage;
1615	PteSrc.n.u1Present = 1;
1616	PteSrc.n.u1Dirty = 1;
1617	PteSrc.n.u1Accessed = 1;
1618	PteSrc.n.u1Write = 1;
1619	PteSrc.n.u1User = 1;
1620	PGM_BTH_NAME(SyncPageWorker)(pVM, &pPTDst->a[iPTDst], PdeSrc, PteSrc, pShwPage, iPTDst);
1621
1622	Log2(("SyncPage: 4K %VGv PteSrc:{P=%d RW=%d U=%d raw=%08llx}%s\n",
1623	GCPtrPage, PteSrc.n.u1Present,
1624	PteSrc.n.u1Write & PdeSrc.n.u1Write,
1625	PteSrc.n.u1User & PdeSrc.n.u1User,
1626	(uint64_t)PteSrc.u,
1627	pPTDst->a[iPTDst].u & PGM_PTFLAGS_TRACK_DIRTY ? " Track-Dirty" : ""));
1628	}
1629	return VINF_SUCCESS;
1630
1631	#else /* PGM_GST_TYPE == PGM_TYPE_AMD64 */
1632	AssertReleaseMsgFailed(("Shw=%d Gst=%d is not implemented!\n", PGM_GST_TYPE, PGM_SHW_TYPE));
1633	return VERR_INTERNAL_ERROR;
1634	#endif /* PGM_GST_TYPE == PGM_TYPE_AMD64 */
1635	}
1636
1637
1638
1639	#if PGM_WITH_PAGING(PGM_GST_TYPE)
1640
1641	# ifdef PGM_SYNC_DIRTY_BIT
1642
1643	/**
1644	* Investigate page fault and handle write protection page faults caused by
1645	* dirty bit tracking.
1646	*
1647	* @returns VBox status code.
1648	* @param pVM VM handle.
1649	* @param uErr Page fault error code.
1650	* @param pPdeDst Shadow page directory entry.
1651	* @param pPdeSrc Guest page directory entry.
1652	* @param GCPtrPage Guest context page address.
1653	*/
1654	PGM_BTH_DECL(int, CheckPageFault)(PVM pVM, uint32_t uErr, PSHWPDE pPdeDst, PGSTPDE pPdeSrc, RTGCUINTPTR GCPtrPage)
1655	{
1656	bool fWriteProtect = !!(CPUMGetGuestCR0(pVM) & X86_CR0_WP);
1657	bool fUserLevelFault = !!(uErr & X86_TRAP_PF_US);
1658	bool fWriteFault = !!(uErr & X86_TRAP_PF_RW);
1659	# if PGM_WITH_NX(PGM_GST_TYPE)
1660	bool fNoExecuteBitValid = !!(CPUMGetGuestEFER(pVM) & MSR_K6_EFER_NXE);
1661	# endif
1662
1663	STAM_PROFILE_START(&pVM->pgm.s.CTXMID(Stat, DirtyBitTracking), a);
1664	LogFlow(("CheckPageFault: GCPtrPage=%VGv uErr=%#x PdeSrc=%08x\n", GCPtrPage, uErr, pPdeSrc->u));
1665
1666	# if PGM_GST_TYPE == PGM_TYPE_AMD64
1667	AssertFailed();
1668	# elif PGM_GST_TYPE == PGM_TYPE_PAE
1669	PX86PDPE pPdpeSrc = &pVM->pgm.s.CTXSUFF(pGstPaePDPT)->a[(GCPtrPage >> GST_PDPT_SHIFT) & GST_PDPT_MASK];
1670
1671	/*
1672	* Real page fault?
1673	*/
1674	if ( (uErr & X86_TRAP_PF_RSVD)
1675	\|\| !pPdpeSrc->n.u1Present
1676	# if PGM_GST_TYPE == PGM_TYPE_AMD64 /* NX, r/w, u/s bits in the PDPE are long mode only */
1677	\|\| (fNoExecuteBitValid && (uErr & X86_TRAP_PF_ID) && pPdpeSrc->n.u1NoExecute)
1678	\|\| (fWriteFault && !pPdpeSrc->n.u1Write && (fUserLevelFault \|\| fWriteProtect))
1679	\|\| (fUserLevelFault && !pPdpeSrc->n.u1User)
1680	# endif
1681	)
1682	{
1683	# ifdef IN_GC
1684	STAM_COUNTER_INC(&pVM->pgm.s.StatGCDirtyTrackRealPF);
1685	# endif
1686	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat, DirtyBitTracking), a);
1687	LogFlow(("CheckPageFault: real page fault at %VGv (0)\n", GCPtrPage));
1688
1689	if ( pPdpeSrc->n.u1Present
1690	&& pPdeSrc->n.u1Present)
1691	{
1692	/* Check the present bit as the shadow tables can cause different error codes by being out of sync.
1693	* See the 2nd case below as well.
1694	*/
1695	if (pPdeSrc->b.u1Size && (CPUMGetGuestCR4(pVM) & X86_CR4_PSE))
1696	{
1697	TRPMSetErrorCode(pVM, uErr \| X86_TRAP_PF_P); /* page-level protection violation */
1698	}
1699	else
1700	{
1701	/*
1702	* Map the guest page table.
1703	*/
1704	PGSTPT pPTSrc;
1705	int rc = PGM_GCPHYS_2_PTR(pVM, pPdeSrc->u & GST_PDE_PG_MASK, &pPTSrc);
1706	if (VBOX_SUCCESS(rc))
1707	{
1708	PGSTPTE pPteSrc = &pPTSrc->a[(GCPtrPage >> GST_PT_SHIFT) & GST_PT_MASK];
1709	const GSTPTE PteSrc = *pPteSrc;
1710	if (pPteSrc->n.u1Present)
1711	TRPMSetErrorCode(pVM, uErr \| X86_TRAP_PF_P); /* page-level protection violation */
1712	}
1713	AssertRC(rc);
1714	}
1715	}
1716	return VINF_EM_RAW_GUEST_TRAP;
1717	}
1718	# endif
1719
1720	/*
1721	* Real page fault?
1722	*/
1723	if ( (uErr & X86_TRAP_PF_RSVD)
1724	\|\| !pPdeSrc->n.u1Present
1725	# if PGM_WITH_NX(PGM_GST_TYPE)
1726	\|\| (fNoExecuteBitValid && (uErr & X86_TRAP_PF_ID) && pPdeSrc->n.u1NoExecute)
1727	# endif
1728	\|\| (fWriteFault && !pPdeSrc->n.u1Write && (fUserLevelFault \|\| fWriteProtect))
1729	\|\| (fUserLevelFault && !pPdeSrc->n.u1User) )
1730	{
1731	# ifdef IN_GC
1732	STAM_COUNTER_INC(&pVM->pgm.s.StatGCDirtyTrackRealPF);
1733	# endif
1734	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat, DirtyBitTracking), a);
1735	LogFlow(("CheckPageFault: real page fault at %VGv (1)\n", GCPtrPage));
1736
1737	if (pPdeSrc->n.u1Present)
1738	{
1739	/* Check the present bit as the shadow tables can cause different error codes by being out of sync.
1740	* See the 2nd case below as well.
1741	*/
1742	if (pPdeSrc->b.u1Size && (CPUMGetGuestCR4(pVM) & X86_CR4_PSE))
1743	{
1744	TRPMSetErrorCode(pVM, uErr \| X86_TRAP_PF_P); /* page-level protection violation */
1745	}
1746	else
1747	{
1748	/*
1749	* Map the guest page table.
1750	*/
1751	PGSTPT pPTSrc;
1752	int rc = PGM_GCPHYS_2_PTR(pVM, pPdeSrc->u & GST_PDE_PG_MASK, &pPTSrc);
1753	if (VBOX_SUCCESS(rc))
1754	{
1755	PGSTPTE pPteSrc = &pPTSrc->a[(GCPtrPage >> GST_PT_SHIFT) & GST_PT_MASK];
1756	const GSTPTE PteSrc = *pPteSrc;
1757	if (pPteSrc->n.u1Present)
1758	TRPMSetErrorCode(pVM, uErr \| X86_TRAP_PF_P); /* page-level protection violation */
1759	}
1760	AssertRC(rc);
1761	}
1762	}
1763	return VINF_EM_RAW_GUEST_TRAP;
1764	}
1765
1766	/*
1767	* First check the easy case where the page directory has been marked read-only to track
1768	* the dirty bit of an emulated BIG page
1769	*/
1770	if (pPdeSrc->b.u1Size && (CPUMGetGuestCR4(pVM) & X86_CR4_PSE))
1771	{
1772	/* Mark guest page directory as accessed */
1773	pPdeSrc->b.u1Accessed = 1;
1774
1775	/*
1776	* Only write protection page faults are relevant here.
1777	*/
1778	if (fWriteFault)
1779	{
1780	/* Mark guest page directory as dirty (BIG page only). */
1781	pPdeSrc->b.u1Dirty = 1;
1782
1783	if (pPdeDst->n.u1Present && (pPdeDst->u & PGM_PDFLAGS_TRACK_DIRTY))
1784	{
1785	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,DirtyPageTrap));
1786
1787	Assert(pPdeSrc->b.u1Write);
1788
1789	pPdeDst->n.u1Write = 1;
1790	pPdeDst->n.u1Accessed = 1;
1791	pPdeDst->au32[0] &= ~PGM_PDFLAGS_TRACK_DIRTY;
1792	PGM_INVL_BIG_PG(GCPtrPage);
1793	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,DirtyBitTracking), a);
1794	return VINF_PGM_HANDLED_DIRTY_BIT_FAULT;
1795	}
1796	}
1797	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,DirtyBitTracking), a);
1798	return VINF_PGM_NO_DIRTY_BIT_TRACKING;
1799	}
1800	/* else: 4KB page table */
1801
1802	/*
1803	* Map the guest page table.
1804	*/
1805	PGSTPT pPTSrc;
1806	int rc = PGM_GCPHYS_2_PTR(pVM, pPdeSrc->u & GST_PDE_PG_MASK, &pPTSrc);
1807	if (VBOX_SUCCESS(rc))
1808	{
1809	/*
1810	* Real page fault?
1811	*/
1812	PGSTPTE pPteSrc = &pPTSrc->a[(GCPtrPage >> GST_PT_SHIFT) & GST_PT_MASK];
1813	const GSTPTE PteSrc = *pPteSrc;
1814	if ( !PteSrc.n.u1Present
1815	# if PGM_WITH_NX(PGM_GST_TYPE)
1816	\|\| (fNoExecuteBitValid && (uErr & X86_TRAP_PF_ID) && PteSrc.n.u1NoExecute)
1817	# endif
1818	\|\| (fWriteFault && !PteSrc.n.u1Write && (fUserLevelFault \|\| fWriteProtect))
1819	\|\| (fUserLevelFault && !PteSrc.n.u1User)
1820	)
1821	{
1822	# ifdef IN_GC
1823	STAM_COUNTER_INC(&pVM->pgm.s.StatGCDirtyTrackRealPF);
1824	# endif
1825	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,DirtyBitTracking), a);
1826	LogFlow(("CheckPageFault: real page fault at %VGv PteSrc.u=%08x (2)\n", GCPtrPage, PteSrc.u));
1827
1828	/* Check the present bit as the shadow tables can cause different error codes by being out of sync.
1829	* See the 2nd case above as well.
1830	*/
1831	if (pPdeSrc->n.u1Present && pPteSrc->n.u1Present)
1832	TRPMSetErrorCode(pVM, uErr \| X86_TRAP_PF_P); /* page-level protection violation */
1833
1834	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,DirtyBitTracking), a);
1835	return VINF_EM_RAW_GUEST_TRAP;
1836	}
1837	LogFlow(("CheckPageFault: page fault at %VGv PteSrc.u=%08x\n", GCPtrPage, PteSrc.u));
1838
1839	/*
1840	* Set the accessed bits in the page directory and the page table.
1841	*/
1842	pPdeSrc->n.u1Accessed = 1;
1843	pPteSrc->n.u1Accessed = 1;
1844
1845	/*
1846	* Only write protection page faults are relevant here.
1847	*/
1848	if (fWriteFault)
1849	{
1850	/* Write access, so mark guest entry as dirty. */
1851	# if defined(IN_GC) && defined(VBOX_WITH_STATISTICS)
1852	if (!pPteSrc->n.u1Dirty)
1853	STAM_COUNTER_INC(&pVM->pgm.s.StatGCDirtiedPage);
1854	else
1855	STAM_COUNTER_INC(&pVM->pgm.s.StatGCPageAlreadyDirty);
1856	# endif
1857	pPteSrc->n.u1Dirty = 1;
1858
1859	if (pPdeDst->n.u1Present)
1860	{
1861	/* Bail out here as pgmPoolGetPageByHCPhys will return NULL and we'll crash below.
1862	* Our individual shadow handlers will provide more information and force a fatal exit.
1863	*/
1864	if (MMHyperIsInsideArea(pVM, (RTGCPTR)GCPtrPage))
1865	{
1866	LogRel(("CheckPageFault: write to hypervisor region %VGv\n", GCPtrPage));
1867	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,DirtyBitTracking), a);
1868	return VINF_SUCCESS;
1869	}
1870
1871	/*
1872	* Map shadow page table.
1873	*/
1874	PPGMPOOLPAGE pShwPage = pgmPoolGetPageByHCPhys(pVM, pPdeDst->u & SHW_PDE_PG_MASK);
1875	if (pShwPage)
1876	{
1877	PSHWPT pPTDst = (PSHWPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
1878	PSHWPTE pPteDst = &pPTDst->a[(GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK];
1879	if ( pPteDst->n.u1Present /** @todo Optimize accessed bit emulation? */
1880	&& (pPteDst->u & PGM_PTFLAGS_TRACK_DIRTY))
1881	{
1882	LogFlow(("DIRTY page trap addr=%VGv\n", GCPtrPage));
1883	# ifdef VBOX_STRICT
1884	PPGMPAGE pPage = pgmPhysGetPage(&pVM->pgm.s, pPteSrc->u & GST_PTE_PG_MASK);
1885	if (pPage)
1886	AssertMsg(!PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage),
1887	("Unexpected dirty bit tracking on monitored page %VGv (phys %VGp)!!!!!!\n", GCPtrPage, pPteSrc->u & X86_PTE_PAE_PG_MASK));
1888	# endif
1889	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,DirtyPageTrap));
1890
1891	Assert(pPteSrc->n.u1Write);
1892
1893	pPteDst->n.u1Write = 1;
1894	pPteDst->n.u1Dirty = 1;
1895	pPteDst->n.u1Accessed = 1;
1896	pPteDst->au32[0] &= ~PGM_PTFLAGS_TRACK_DIRTY;
1897	PGM_INVL_PG(GCPtrPage);
1898
1899	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,DirtyBitTracking), a);
1900	return VINF_PGM_HANDLED_DIRTY_BIT_FAULT;
1901	}
1902	}
1903	else
1904	AssertMsgFailed(("pgmPoolGetPageByHCPhys %VGp failed!\n", pPdeDst->u & SHW_PDE_PG_MASK));
1905	}
1906	}
1907	/** @todo Optimize accessed bit emulation? */
1908	# ifdef VBOX_STRICT
1909	/*
1910	* Sanity check.
1911	*/
1912	else if ( !pPteSrc->n.u1Dirty
1913	&& (pPdeSrc->n.u1Write & pPteSrc->n.u1Write)
1914	&& pPdeDst->n.u1Present)
1915	{
1916	PPGMPOOLPAGE pShwPage = pgmPoolGetPageByHCPhys(pVM, pPdeDst->u & SHW_PDE_PG_MASK);
1917	PSHWPT pPTDst = (PSHWPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
1918	PSHWPTE pPteDst = &pPTDst->a[(GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK];
1919	if ( pPteDst->n.u1Present
1920	&& pPteDst->n.u1Write)
1921	LogFlow(("Writable present page %VGv not marked for dirty bit tracking!!!\n", GCPtrPage));
1922	}
1923	# endif /* VBOX_STRICT */
1924	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,DirtyBitTracking), a);
1925	return VINF_PGM_NO_DIRTY_BIT_TRACKING;
1926	}
1927	AssertRC(rc);
1928	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,DirtyBitTracking), a);
1929	return rc;
1930	}
1931
1932	# endif
1933
1934	#endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
1935
1936
1937	/**
1938	* Sync a shadow page table.
1939	*
1940	* The shadow page table is not present. This includes the case where
1941	* there is a conflict with a mapping.
1942	*
1943	* @returns VBox status code.
1944	* @param pVM VM handle.
1945	* @param iPD Page directory index.
1946	* @param pPDSrc Source page directory (i.e. Guest OS page directory).
1947	* Assume this is a temporary mapping.
1948	* @param GCPtrPage GC Pointer of the page that caused the fault
1949	*/
1950	PGM_BTH_DECL(int, SyncPT)(PVM pVM, unsigned iPDSrc, PGSTPD pPDSrc, RTGCUINTPTR GCPtrPage)
1951	{
1952	STAM_PROFILE_START(&pVM->pgm.s.CTXMID(Stat,SyncPT), a);
1953	STAM_COUNTER_INC(&pVM->pgm.s.StatGCSyncPtPD[iPDSrc]);
1954	LogFlow(("SyncPT: GCPtrPage=%VGv\n", GCPtrPage));
1955
1956	#if PGM_GST_TYPE == PGM_TYPE_32BIT \
1957	\|\| PGM_GST_TYPE == PGM_TYPE_PAE
1958
1959	/*
1960	* Validate input a little bit.
1961	*/
1962	AssertMsg(iPDSrc == ((GCPtrPage >> GST_PD_SHIFT) & GST_PD_MASK), ("iPDSrc=%x GCPtrPage=%VGv\n", iPDSrc, GCPtrPage));
1963	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
1964	PX86PD pPDDst = pVM->pgm.s.CTXMID(p,32BitPD);
1965	# else
1966	PX86PDPAE pPDDst = pVM->pgm.s.CTXMID(ap,PaePDs)[0];
1967	# endif
1968	const unsigned iPDDst = GCPtrPage >> SHW_PD_SHIFT;
1969	PSHWPDE pPdeDst = &pPDDst->a[iPDDst];
1970	SHWPDE PdeDst = *pPdeDst;
1971
1972	# ifndef PGM_WITHOUT_MAPPINGS
1973	/*
1974	* Check for conflicts.
1975	* GC: In case of a conflict we'll go to Ring-3 and do a full SyncCR3.
1976	* HC: Simply resolve the conflict.
1977	*/
1978	if (PdeDst.u & PGM_PDFLAGS_MAPPING)
1979	{
1980	Assert(pgmMapAreMappingsEnabled(&pVM->pgm.s));
1981	# ifndef IN_RING3
1982	Log(("SyncPT: Conflict at %VGv\n", GCPtrPage));
1983	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,SyncPT), a);
1984	return VERR_ADDRESS_CONFLICT;
1985	# else
1986	PPGMMAPPING pMapping = pgmGetMapping(pVM, (RTGCPTR)GCPtrPage);
1987	Assert(pMapping);
1988	# if PGM_GST_TYPE == PGM_TYPE_32BIT
1989	int rc = pgmR3SyncPTResolveConflict(pVM, pMapping, pPDSrc, GCPtrPage & (GST_PD_MASK << GST_PD_SHIFT));
1990	# elif PGM_GST_TYPE == PGM_TYPE_PAE
1991	int rc = pgmR3SyncPTResolveConflictPAE(pVM, pMapping, GCPtrPage & (GST_PD_MASK << GST_PD_SHIFT));
1992	# endif
1993	if (VBOX_FAILURE(rc))
1994	{
1995	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,SyncPT), a);
1996	return rc;
1997	}
1998	PdeDst = *pPdeDst;
1999	# endif
2000	}
2001	# else /* PGM_WITHOUT_MAPPINGS */
2002	Assert(!pgmMapAreMappingsEnabled(&pVM->pgm.s));
2003	# endif /* PGM_WITHOUT_MAPPINGS */
2004	Assert(!PdeDst.n.u1Present); /* We're only supposed to call SyncPT on PDE!P and conflicts.*/
2005
2006	/*
2007	* Sync page directory entry.
2008	*/
2009	int rc = VINF_SUCCESS;
2010	GSTPDE PdeSrc = pPDSrc->a[iPDSrc];
2011	if (PdeSrc.n.u1Present)
2012	{
2013	/*
2014	* Allocate & map the page table.
2015	*/
2016	PSHWPT pPTDst;
2017	const bool fPageTable = !PdeSrc.b.u1Size \|\| !(CPUMGetGuestCR4(pVM) & X86_CR4_PSE);
2018	PPGMPOOLPAGE pShwPage;
2019	RTGCPHYS GCPhys;
2020	if (fPageTable)
2021	{
2022	GCPhys = PdeSrc.u & GST_PDE_PG_MASK;
2023	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
2024	/* Select the right PDE as we're emulating a 4kb page table with 2 shadow page tables. */
2025	GCPhys \|= (iPDDst & 1) * (PAGE_SIZE / 2);
2026	# endif
2027	rc = pgmPoolAlloc(pVM, GCPhys, BTH_PGMPOOLKIND_PT_FOR_PT, SHW_POOL_ROOT_IDX, iPDDst, &pShwPage);
2028	}
2029	else
2030	{
2031	GCPhys = PdeSrc.u & GST_PDE_BIG_PG_MASK;
2032	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
2033	/* Select the right PDE as we're emulating a 4MB page directory with two 2 MB shadow PDEs.*/
2034	GCPhys \|= GCPtrPage & (1 << X86_PD_PAE_SHIFT);
2035	# endif
2036	rc = pgmPoolAlloc(pVM, GCPhys, BTH_PGMPOOLKIND_PT_FOR_BIG, SHW_POOL_ROOT_IDX, iPDDst, &pShwPage);
2037	}
2038	if (rc == VINF_SUCCESS)
2039	pPTDst = (PSHWPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
2040	else if (rc == VINF_PGM_CACHED_PAGE)
2041	{
2042	/*
2043	* The PT was cached, just hook it up.
2044	*/
2045	if (fPageTable)
2046	PdeDst.u = pShwPage->Core.Key
2047	\| (PdeSrc.u & ~(GST_PDE_PG_MASK \| X86_PDE_AVL_MASK \| X86_PDE_PCD \| X86_PDE_PWT \| X86_PDE_PS \| X86_PDE4M_G \| X86_PDE4M_D));
2048	else
2049	{
2050	PdeDst.u = pShwPage->Core.Key
2051	\| (PdeSrc.u & ~(GST_PDE_PG_MASK \| X86_PDE_AVL_MASK \| X86_PDE_PCD \| X86_PDE_PWT \| X86_PDE_PS \| X86_PDE4M_G \| X86_PDE4M_D));
2052	# ifdef PGM_SYNC_DIRTY_BIT /* (see explanation and assumptions further down.) */
2053	if (!PdeSrc.b.u1Dirty && PdeSrc.b.u1Write)
2054	{
2055	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,DirtyPageBig));
2056	PdeDst.u \|= PGM_PDFLAGS_TRACK_DIRTY;
2057	PdeDst.b.u1Write = 0;
2058	}
2059	# endif
2060	}
2061	*pPdeDst = PdeDst;
2062	return VINF_SUCCESS;
2063	}
2064	else if (rc == VERR_PGM_POOL_FLUSHED)
2065	return VINF_PGM_SYNC_CR3;
2066	else
2067	AssertMsgFailedReturn(("rc=%Vrc\n", rc), VERR_INTERNAL_ERROR);
2068	PdeDst.u &= X86_PDE_AVL_MASK;
2069	PdeDst.u \|= pShwPage->Core.Key;
2070
2071	# ifdef PGM_SYNC_DIRTY_BIT
2072	/*
2073	* Page directory has been accessed (this is a fault situation, remember).
2074	*/
2075	pPDSrc->a[iPDSrc].n.u1Accessed = 1;
2076	# endif
2077	if (fPageTable)
2078	{
2079	/*
2080	* Page table - 4KB.
2081	*
2082	* Sync all or just a few entries depending on PGM_SYNC_N_PAGES.
2083	*/
2084	Log2(("SyncPT: 4K %VGv PdeSrc:{P=%d RW=%d U=%d raw=%08llx}\n",
2085	GCPtrPage, PdeSrc.b.u1Present, PdeSrc.b.u1Write, PdeSrc.b.u1User, (uint64_t)PdeSrc.u));
2086	PGSTPT pPTSrc;
2087	rc = PGM_GCPHYS_2_PTR(pVM, PdeSrc.u & GST_PDE_PG_MASK, &pPTSrc);
2088	if (VBOX_SUCCESS(rc))
2089	{
2090	/*
2091	* Start by syncing the page directory entry so CSAM's TLB trick works.
2092	*/
2093	PdeDst.u = (PdeDst.u & (SHW_PDE_PG_MASK \| X86_PDE_AVL_MASK))
2094	\| (PdeSrc.u & ~(GST_PDE_PG_MASK \| X86_PDE_AVL_MASK \| X86_PDE_PCD \| X86_PDE_PWT \| X86_PDE_PS \| X86_PDE4M_G \| X86_PDE4M_D));
2095	*pPdeDst = PdeDst;
2096
2097	/*
2098	* Directory/page user or supervisor privilege: (same goes for read/write)
2099	*
2100	* Directory Page Combined
2101	* U/S U/S U/S
2102	* 0 0 0
2103	* 0 1 0
2104	* 1 0 0
2105	* 1 1 1
2106	*
2107	* Simple AND operation. Table listed for completeness.
2108	*
2109	*/
2110	STAM_COUNTER_INC(CTXSUFF(&pVM->pgm.s.StatSynPT4k));
2111	# ifdef PGM_SYNC_N_PAGES
2112	unsigned iPTBase = (GCPtrPage >> SHW_PT_SHIFT) & SHW_PT_MASK;
2113	unsigned iPTDst = iPTBase;
2114	const unsigned iPTDstEnd = RT_MIN(iPTDst + PGM_SYNC_NR_PAGES / 2, ELEMENTS(pPTDst->a));
2115	if (iPTDst <= PGM_SYNC_NR_PAGES / 2)
2116	iPTDst = 0;
2117	else
2118	iPTDst -= PGM_SYNC_NR_PAGES / 2;
2119	# else /* !PGM_SYNC_N_PAGES */
2120	unsigned iPTDst = 0;
2121	const unsigned iPTDstEnd = ELEMENTS(pPTDst->a);
2122	# endif /* !PGM_SYNC_N_PAGES */
2123	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
2124	/* Select the right PDE as we're emulating a 4kb page table with 2 shadow page tables. */
2125	const unsigned offPTSrc = ((GCPtrPage >> SHW_PD_SHIFT) & 1) * 512;
2126	# else
2127	const unsigned offPTSrc = 0;
2128	# endif
2129	for (; iPTDst < iPTDstEnd; iPTDst++)
2130	{
2131	const unsigned iPTSrc = iPTDst + offPTSrc;
2132	const GSTPTE PteSrc = pPTSrc->a[iPTSrc];
2133
2134	if (PteSrc.n.u1Present) /* we've already cleared it above */
2135	{
2136	# ifndef IN_RING0
2137	/*
2138	* Assuming kernel code will be marked as supervisor - and not as user level
2139	* and executed using a conforming code selector - And marked as readonly.
2140	* Also assume that if we're monitoring a page, it's of no interest to CSAM.
2141	*/
2142	PPGMPAGE pPage;
2143	if ( ((PdeSrc.u & pPTSrc->a[iPTSrc].u) & (X86_PTE_RW \| X86_PTE_US))
2144	\|\| !CSAMDoesPageNeedScanning(pVM, (RTGCPTR)((iPDSrc << GST_PD_SHIFT) \| (iPTSrc << PAGE_SHIFT)))
2145	\|\| ( (pPage = pgmPhysGetPage(&pVM->pgm.s, PteSrc.u & GST_PTE_PG_MASK))
2146	&& PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage))
2147	)
2148	# endif
2149	PGM_BTH_NAME(SyncPageWorker)(pVM, &pPTDst->a[iPTDst], PdeSrc, PteSrc, pShwPage, iPTDst);
2150	Log2(("SyncPT: 4K+ %VGv PteSrc:{P=%d RW=%d U=%d raw=%08llx}%s dst.raw=%08llx iPTSrc=%x PdeSrc.u=%x physpte=%VGp\n",
2151	(RTGCPTR)((iPDSrc << GST_PD_SHIFT) \| (iPTSrc << PAGE_SHIFT)),
2152	PteSrc.n.u1Present,
2153	PteSrc.n.u1Write & PdeSrc.n.u1Write,
2154	PteSrc.n.u1User & PdeSrc.n.u1User,
2155	(uint64_t)PteSrc.u,
2156	pPTDst->a[iPTDst].u & PGM_PTFLAGS_TRACK_DIRTY ? " Track-Dirty" : "", pPTDst->a[iPTDst].u, iPTSrc, PdeSrc.au32[0],
2157	(PdeSrc.u & GST_PDE_PG_MASK) + iPTSrc*sizeof(PteSrc)));
2158	}
2159	} /* for PTEs */
2160	}
2161	}
2162	else
2163	{
2164	/*
2165	* Big page - 2/4MB.
2166	*
2167	* We'll walk the ram range list in parallel and optimize lookups.
2168	* We will only sync on shadow page table at a time.
2169	*/
2170	STAM_COUNTER_INC(CTXSUFF(&pVM->pgm.s.StatSynPT4M));
2171
2172	/**
2173	* @todo It might be more efficient to sync only a part of the 4MB page (similar to what we do for 4kb PDs).
2174	*/
2175
2176	/*
2177	* Start by syncing the page directory entry.
2178	*/
2179	PdeDst.u = (PdeDst.u & (SHW_PDE_PG_MASK \| (X86_PDE_AVL_MASK & ~PGM_PDFLAGS_TRACK_DIRTY)))
2180	\| (PdeSrc.u & ~(GST_PDE_PG_MASK \| X86_PDE_AVL_MASK \| X86_PDE_PCD \| X86_PDE_PWT \| X86_PDE_PS \| X86_PDE4M_G \| X86_PDE4M_D));
2181
2182	# ifdef PGM_SYNC_DIRTY_BIT
2183	/*
2184	* If the page is not flagged as dirty and is writable, then make it read-only
2185	* at PD level, so we can set the dirty bit when the page is modified.
2186	*
2187	* ASSUMES that page access handlers are implemented on page table entry level.
2188	* Thus we will first catch the dirty access and set PDE.D and restart. If
2189	* there is an access handler, we'll trap again and let it work on the problem.
2190	*/
2191	/** @todo move the above stuff to a section in the PGM documentation. */
2192	Assert(!(PdeDst.u & PGM_PDFLAGS_TRACK_DIRTY));
2193	if (!PdeSrc.b.u1Dirty && PdeSrc.b.u1Write)
2194	{
2195	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,DirtyPageBig));
2196	PdeDst.u \|= PGM_PDFLAGS_TRACK_DIRTY;
2197	PdeDst.b.u1Write = 0;
2198	}
2199	# endif /* PGM_SYNC_DIRTY_BIT */
2200	*pPdeDst = PdeDst;
2201
2202	/*
2203	* Fill the shadow page table.
2204	*/
2205	/* Get address and flags from the source PDE. */
2206	SHWPTE PteDstBase;
2207	PteDstBase.u = PdeSrc.u & ~(GST_PDE_PG_MASK \| X86_PTE_AVL_MASK \| X86_PTE_PAT \| X86_PTE_PCD \| X86_PTE_PWT);
2208
2209	/* Loop thru the entries in the shadow PT. */
2210	const RTGCUINTPTR GCPtr = (GCPtrPage >> SHW_PD_SHIFT) << SHW_PD_SHIFT; NOREF(GCPtr);
2211	Log2(("SyncPT: BIG %VGv PdeSrc:{P=%d RW=%d U=%d raw=%08llx} Shw=%VGv GCPhys=%VGp %s\n",
2212	GCPtrPage, PdeSrc.b.u1Present, PdeSrc.b.u1Write, PdeSrc.b.u1User, (uint64_t)PdeSrc.u, GCPtr,
2213	GCPhys, PdeDst.u & PGM_PDFLAGS_TRACK_DIRTY ? " Track-Dirty" : ""));
2214	PPGMRAMRANGE pRam = CTXALLSUFF(pVM->pgm.s.pRamRanges);
2215	unsigned iPTDst = 0;
2216	while (iPTDst < ELEMENTS(pPTDst->a))
2217	{
2218	/* Advance ram range list. */
2219	while (pRam && GCPhys > pRam->GCPhysLast)
2220	pRam = CTXALLSUFF(pRam->pNext);
2221	if (pRam && GCPhys >= pRam->GCPhys)
2222	{
2223	unsigned iHCPage = (GCPhys - pRam->GCPhys) >> PAGE_SHIFT;
2224	do
2225	{
2226	/* Make shadow PTE. */
2227	PPGMPAGE pPage = &pRam->aPages[iHCPage];
2228	SHWPTE PteDst;
2229
2230	/* Make sure the RAM has already been allocated. */
2231	if (pRam->fFlags & MM_RAM_FLAGS_DYNAMIC_ALLOC) /** @todo PAGE FLAGS */
2232	{
2233	if (RT_UNLIKELY(!PGM_PAGE_GET_HCPHYS(pPage)))
2234	{
2235	# ifdef IN_RING3
2236	int rc = pgmr3PhysGrowRange(pVM, GCPhys);
2237	# else
2238	int rc = CTXALLMID(VMM, CallHost)(pVM, VMMCALLHOST_PGM_RAM_GROW_RANGE, GCPhys);
2239	# endif
2240	if (rc != VINF_SUCCESS)
2241	return rc;
2242	}
2243	}
2244
2245	if (PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage))
2246	{
2247	if (!PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage))
2248	{
2249	PteDst.u = PGM_PAGE_GET_HCPHYS(pPage) \| PteDstBase.u;
2250	PteDst.n.u1Write = 0;
2251	}
2252	else
2253	PteDst.u = 0;
2254	}
2255	# ifndef IN_RING0
2256	/*
2257	* Assuming kernel code will be marked as supervisor and not as user level and executed
2258	* using a conforming code selector. Don't check for readonly, as that implies the whole
2259	* 4MB can be code or readonly data. Linux enables write access for its large pages.
2260	*/
2261	else if ( !PdeSrc.n.u1User
2262	&& CSAMDoesPageNeedScanning(pVM, (RTGCPTR)(GCPtr \| (iPTDst << SHW_PT_SHIFT))))
2263	PteDst.u = 0;
2264	# endif
2265	else
2266	PteDst.u = PGM_PAGE_GET_HCPHYS(pPage) \| PteDstBase.u;
2267	# ifdef PGMPOOL_WITH_USER_TRACKING
2268	if (PteDst.n.u1Present)
2269	PGM_BTH_NAME(SyncPageWorkerTrackAddref)(pVM, pShwPage, pPage->HCPhys >> MM_RAM_FLAGS_IDX_SHIFT, pPage, iPTDst); /** @todo PAGE FLAGS */
2270	# endif
2271	/* commit it */
2272	pPTDst->a[iPTDst] = PteDst;
2273	Log4(("SyncPT: BIG %VGv PteDst:{P=%d RW=%d U=%d raw=%08llx}%s\n",
2274	(RTGCPTR)(GCPtr \| (iPTDst << SHW_PT_SHIFT)), PteDst.n.u1Present, PteDst.n.u1Write, PteDst.n.u1User, (uint64_t)PteDst.u,
2275	PteDst.u & PGM_PTFLAGS_TRACK_DIRTY ? " Track-Dirty" : ""));
2276
2277	/* advance */
2278	GCPhys += PAGE_SIZE;
2279	iHCPage++;
2280	iPTDst++;
2281	} while ( iPTDst < ELEMENTS(pPTDst->a)
2282	&& GCPhys <= pRam->GCPhysLast);
2283	}
2284	else if (pRam)
2285	{
2286	Log(("Invalid pages at %VGp\n", GCPhys));
2287	do
2288	{
2289	pPTDst->a[iPTDst].u = 0; /* MMIO or invalid page, we must handle them manually. */
2290	GCPhys += PAGE_SIZE;
2291	iPTDst++;
2292	} while ( iPTDst < ELEMENTS(pPTDst->a)
2293	&& GCPhys < pRam->GCPhys);
2294	}
2295	else
2296	{
2297	Log(("Invalid pages at %VGp (2)\n", GCPhys));
2298	for ( ; iPTDst < ELEMENTS(pPTDst->a); iPTDst++)
2299	pPTDst->a[iPTDst].u = 0; /* MMIO or invalid page, we must handle them manually. */
2300	}
2301	} /* while more PTEs */
2302	} /* 4KB / 4MB */
2303	}
2304	else
2305	AssertRelease(!PdeDst.n.u1Present);
2306
2307	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,SyncPT), a);
2308	# ifdef IN_GC
2309	if (VBOX_FAILURE(rc))
2310	STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncPTFailed));
2311	# endif
2312	return rc;
2313
2314	#elif PGM_GST_TYPE == PGM_TYPE_REAL \|\| PGM_GST_TYPE == PGM_TYPE_PROT
2315
2316	int rc = VINF_SUCCESS;
2317
2318	/*
2319	* Validate input a little bit.
2320	*/
2321	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
2322	PX86PD pPDDst = pVM->pgm.s.CTXMID(p,32BitPD);
2323	# else
2324	PX86PDPAE pPDDst = pVM->pgm.s.CTXMID(ap,PaePDs)[0];
2325	# endif
2326	const unsigned iPDDst = GCPtrPage >> SHW_PD_SHIFT;
2327	PSHWPDE pPdeDst = &pPDDst->a[iPDDst];
2328	SHWPDE PdeDst = *pPdeDst;
2329
2330	Assert(!(PdeDst.u & PGM_PDFLAGS_MAPPING));
2331	Assert(!PdeDst.n.u1Present); /* We're only supposed to call SyncPT on PDE!P and conflicts.*/
2332
2333	GSTPDE PdeSrc;
2334	PdeSrc.au32[0] = 0; /* faked so we don't have to #ifdef everything */
2335	PdeSrc.n.u1Present = 1;
2336	PdeSrc.n.u1Write = 1;
2337	PdeSrc.n.u1Accessed = 1;
2338	PdeSrc.n.u1User = 1;
2339
2340	/*
2341	* Allocate & map the page table.
2342	*/
2343	PSHWPT pPTDst;
2344	PPGMPOOLPAGE pShwPage;
2345	RTGCPHYS GCPhys;
2346
2347	/* Virtual address = physical address */
2348	GCPhys = GCPtrPage & X86_PAGE_4K_BASE_MASK_32;
2349	rc = pgmPoolAlloc(pVM, GCPhys, BTH_PGMPOOLKIND_PT_FOR_PT, SHW_POOL_ROOT_IDX, iPDDst, &pShwPage);
2350
2351	if ( rc == VINF_SUCCESS
2352	\|\| rc == VINF_PGM_CACHED_PAGE)
2353	pPTDst = (PSHWPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
2354	else
2355	AssertMsgFailedReturn(("rc=%Vrc\n", rc), VERR_INTERNAL_ERROR);
2356
2357	PdeDst.u &= X86_PDE_AVL_MASK;
2358	PdeDst.u \|= pShwPage->Core.Key;
2359	PdeDst.n.u1Present = 1;
2360	*pPdeDst = PdeDst;
2361
2362	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, (RTGCUINTPTR)GCPtrPage, PGM_SYNC_NR_PAGES, 0 /* page not present */);
2363	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,SyncPT), a);
2364	return rc;
2365
2366	#else /* PGM_GST_TYPE == PGM_TYPE_AMD64 */
2367	AssertReleaseMsgFailed(("Shw=%d Gst=%d is not implemented!\n", PGM_GST_TYPE, PGM_SHW_TYPE));
2368	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,SyncPT), a);
2369	return VERR_INTERNAL_ERROR;
2370	#endif /* PGM_GST_TYPE == PGM_TYPE_AMD64 */
2371	}
2372
2373
2374
2375	/**
2376	* Prefetch a page/set of pages.
2377	*
2378	* Typically used to sync commonly used pages before entering raw mode
2379	* after a CR3 reload.
2380	*
2381	* @returns VBox status code.
2382	* @param pVM VM handle.
2383	* @param GCPtrPage Page to invalidate.
2384	*/
2385	PGM_BTH_DECL(int, PrefetchPage)(PVM pVM, RTGCUINTPTR GCPtrPage)
2386	{
2387	#if (PGM_GST_TYPE == PGM_TYPE_32BIT \|\| PGM_GST_TYPE == PGM_TYPE_REAL \|\| PGM_GST_TYPE == PGM_TYPE_PROT \|\| PGM_GST_TYPE == PGM_TYPE_PAE) && PGM_SHW_TYPE != PGM_TYPE_AMD64
2388	/*
2389	* Check that all Guest levels thru the PDE are present, getting the
2390	* PD and PDE in the processes.
2391	*/
2392	int rc = VINF_SUCCESS;
2393	# if PGM_WITH_PAGING(PGM_GST_TYPE)
2394	# if PGM_GST_TYPE == PGM_TYPE_32BIT
2395	const unsigned iPDSrc = (RTGCUINTPTR)GCPtrPage >> GST_PD_SHIFT;
2396	PGSTPD pPDSrc = CTXSUFF(pVM->pgm.s.pGuestPD);
2397	# else /* PAE */
2398	unsigned iPDSrc;
2399	PGSTPD pPDSrc = pgmGstGetPaePDPtr(&pVM->pgm.s, GCPtrPage, &iPDSrc);
2400	if (!pPDSrc)
2401	return VINF_SUCCESS; /* not present */
2402	# endif
2403	const GSTPDE PdeSrc = pPDSrc->a[iPDSrc];
2404	# else
2405	PGSTPD pPDSrc = NULL;
2406	const unsigned iPDSrc = 0;
2407	GSTPDE PdeSrc;
2408
2409	PdeSrc.au32[0] = 0; /* faked so we don't have to #ifdef everything */
2410	PdeSrc.n.u1Present = 1;
2411	PdeSrc.n.u1Write = 1;
2412	PdeSrc.n.u1Accessed = 1;
2413	PdeSrc.n.u1User = 1;
2414	# endif
2415
2416	# ifdef PGM_SYNC_ACCESSED_BIT
2417	if (PdeSrc.n.u1Present && PdeSrc.n.u1Accessed)
2418	# else
2419	if (PdeSrc.n.u1Present)
2420	# endif
2421	{
2422	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
2423	const X86PDE PdeDst = pVM->pgm.s.CTXMID(p,32BitPD)->a[GCPtrPage >> SHW_PD_SHIFT];
2424	# else
2425	const X86PDEPAE PdeDst = pVM->pgm.s.CTXMID(ap,PaePDs)[0]->a[GCPtrPage >> SHW_PD_SHIFT];
2426	# endif
2427	if (!(PdeDst.u & PGM_PDFLAGS_MAPPING))
2428	{
2429	if (!PdeDst.n.u1Present)
2430	/** r=bird: This guy will set the A bit on the PDE, probably harmless. */
2431	rc = PGM_BTH_NAME(SyncPT)(pVM, iPDSrc, pPDSrc, GCPtrPage);
2432	else
2433	{
2434	/** @note We used to sync PGM_SYNC_NR_PAGES pages, which triggered assertions in CSAM, because
2435	* R/W attributes of nearby pages were reset. Not sure how that could happen. Anyway, it
2436	* makes no sense to prefetch more than one page.
2437	*/
2438	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, GCPtrPage, 1, 0);
2439	if (VBOX_SUCCESS(rc))
2440	rc = VINF_SUCCESS;
2441	}
2442	}
2443	}
2444	return rc;
2445
2446	#else /* PGM_GST_TYPE == PGM_TYPE_AMD64 */
2447
2448	AssertReleaseMsgFailed(("Shw=%d Gst=%d is not implemented!\n", PGM_SHW_TYPE, PGM_GST_TYPE));
2449	return VERR_INTERNAL_ERROR;
2450	#endif /* PGM_GST_TYPE == PGM_TYPE_AMD64 */
2451	}
2452
2453
2454
2455
2456	/**
2457	* Syncs a page during a PGMVerifyAccess() call.
2458	*
2459	* @returns VBox status code (informational included).
2460	* @param GCPtrPage The address of the page to sync.
2461	* @param fPage The effective guest page flags.
2462	* @param uErr The trap error code.
2463	*/
2464	PGM_BTH_DECL(int, VerifyAccessSyncPage)(PVM pVM, RTGCUINTPTR GCPtrPage, unsigned fPage, unsigned uErr)
2465	{
2466	LogFlow(("VerifyAccessSyncPage: GCPtrPage=%VGv fPage=%#x uErr=%#x\n", GCPtrPage, fPage, uErr));
2467
2468	#if (PGM_GST_TYPE == PGM_TYPE_32BIT \|\| PGM_GST_TYPE == PGM_TYPE_REAL \|\| PGM_GST_TYPE == PGM_TYPE_PROT \|\| PGM_GST_TYPE == PGM_TYPE_PAE) && PGM_SHW_TYPE != PGM_TYPE_AMD64
2469
2470	# ifndef IN_RING0
2471	if (!(fPage & X86_PTE_US))
2472	{
2473	/*
2474	* Mark this page as safe.
2475	*/
2476	/** @todo not correct for pages that contain both code and data!! */
2477	Log(("CSAMMarkPage %VGv; scanned=%d\n", GCPtrPage, true));
2478	CSAMMarkPage(pVM, (RTGCPTR)GCPtrPage, true);
2479	}
2480	# endif
2481	/*
2482	* Get guest PD and index.
2483	*/
2484
2485	# if PGM_WITH_PAGING(PGM_GST_TYPE)
2486	# if PGM_GST_TYPE == PGM_TYPE_32BIT
2487	const unsigned iPDSrc = (RTGCUINTPTR)GCPtrPage >> GST_PD_SHIFT;
2488	PGSTPD pPDSrc = CTXSUFF(pVM->pgm.s.pGuestPD);
2489	# else /* PAE */
2490	unsigned iPDSrc;
2491	PGSTPD pPDSrc = pgmGstGetPaePDPtr(&pVM->pgm.s, GCPtrPage, &iPDSrc);
2492
2493	if (pPDSrc)
2494	{
2495	Log(("PGMVerifyAccess: access violation for %VGv due to non-present PDPTR\n", GCPtrPage));
2496	return VINF_EM_RAW_GUEST_TRAP;
2497	}
2498	# endif
2499	# else
2500	PGSTPD pPDSrc = NULL;
2501	const unsigned iPDSrc = 0;
2502	# endif
2503	int rc = VINF_SUCCESS;
2504
2505	/*
2506	* First check if the shadow pd is present.
2507	*/
2508	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
2509	PX86PDE pPdeDst = &pVM->pgm.s.CTXMID(p,32BitPD)->a[GCPtrPage >> SHW_PD_SHIFT];
2510	# else
2511	PX86PDEPAE pPdeDst = &pVM->pgm.s.CTXMID(ap,PaePDs)[0]->a[GCPtrPage >> SHW_PD_SHIFT];
2512	# endif
2513	if (!pPdeDst->n.u1Present)
2514	{
2515	rc = PGM_BTH_NAME(SyncPT)(pVM, iPDSrc, pPDSrc, GCPtrPage);
2516	AssertRC(rc);
2517	if (rc != VINF_SUCCESS)
2518	return rc;
2519	}
2520
2521	# if PGM_WITH_PAGING(PGM_GST_TYPE)
2522	/* Check for dirty bit fault */
2523	rc = PGM_BTH_NAME(CheckPageFault)(pVM, uErr, pPdeDst, &pPDSrc->a[iPDSrc], GCPtrPage);
2524	if (rc == VINF_PGM_HANDLED_DIRTY_BIT_FAULT)
2525	Log(("PGMVerifyAccess: success (dirty)\n"));
2526	else
2527	{
2528	GSTPDE PdeSrc = pPDSrc->a[iPDSrc];
2529	#else
2530	{
2531	GSTPDE PdeSrc;
2532	PdeSrc.au32[0] = 0; /* faked so we don't have to #ifdef everything */
2533	PdeSrc.n.u1Present = 1;
2534	PdeSrc.n.u1Write = 1;
2535	PdeSrc.n.u1Accessed = 1;
2536	PdeSrc.n.u1User = 1;
2537
2538	#endif /* PGM_WITH_PAGING(PGM_GST_TYPE) */
2539	Assert(rc != VINF_EM_RAW_GUEST_TRAP);
2540	if (uErr & X86_TRAP_PF_US)
2541	STAM_COUNTER_INC(&pVM->pgm.s.StatGCPageOutOfSyncUser);
2542	else /* supervisor */
2543	STAM_COUNTER_INC(&pVM->pgm.s.StatGCPageOutOfSyncSupervisor);
2544
2545	rc = PGM_BTH_NAME(SyncPage)(pVM, PdeSrc, GCPtrPage, 1, 0);
2546	if (VBOX_SUCCESS(rc))
2547	{
2548	/* Page was successfully synced */
2549	Log2(("PGMVerifyAccess: success (sync)\n"));
2550	rc = VINF_SUCCESS;
2551	}
2552	else
2553	{
2554	Log(("PGMVerifyAccess: access violation for %VGv rc=%d\n", GCPtrPage, rc));
2555	return VINF_EM_RAW_GUEST_TRAP;
2556	}
2557	}
2558	return rc;
2559
2560	#else /* PGM_GST_TYPE != PGM_TYPE_32BIT */
2561
2562	AssertReleaseMsgFailed(("Shw=%d Gst=%d is not implemented!\n", PGM_GST_TYPE, PGM_SHW_TYPE));
2563	return VERR_INTERNAL_ERROR;
2564	#endif /* PGM_GST_TYPE != PGM_TYPE_32BIT */
2565	}
2566
2567
2568	#if PGM_GST_TYPE == PGM_TYPE_32BIT \|\| PGM_GST_TYPE == PGM_TYPE_PAE
2569	# if PGM_SHW_TYPE == PGM_TYPE_32BIT \|\| PGM_SHW_TYPE == PGM_TYPE_PAE
2570	/**
2571	* Figures out which kind of shadow page this guest PDE warrants.
2572	*
2573	* @returns Shadow page kind.
2574	* @param pPdeSrc The guest PDE in question.
2575	* @param cr4 The current guest cr4 value.
2576	*/
2577	DECLINLINE(PGMPOOLKIND) PGM_BTH_NAME(CalcPageKind)(const GSTPDE *pPdeSrc, uint32_t cr4)
2578	{
2579	if (!pPdeSrc->n.u1Size \|\| !(cr4 & X86_CR4_PSE))
2580	return BTH_PGMPOOLKIND_PT_FOR_PT;
2581	//switch (pPdeSrc->u & (X86_PDE4M_RW \| X86_PDE4M_US /\| X86_PDE4M_PAE_NX/))
2582	//{
2583	// case 0:
2584	// return BTH_PGMPOOLKIND_PT_FOR_BIG_RO;
2585	// case X86_PDE4M_RW:
2586	// return BTH_PGMPOOLKIND_PT_FOR_BIG_RW;
2587	// case X86_PDE4M_US:
2588	// return BTH_PGMPOOLKIND_PT_FOR_BIG_US;
2589	// case X86_PDE4M_RW \| X86_PDE4M_US:
2590	// return BTH_PGMPOOLKIND_PT_FOR_BIG_RW_US;
2591	# if 0
2592	// case X86_PDE4M_PAE_NX:
2593	// return BTH_PGMPOOLKIND_PT_FOR_BIG_NX;
2594	// case X86_PDE4M_RW \| X86_PDE4M_PAE_NX:
2595	// return BTH_PGMPOOLKIND_PT_FOR_BIG_RW_NX;
2596	// case X86_PDE4M_US \| X86_PDE4M_PAE_NX:
2597	// return BTH_PGMPOOLKIND_PT_FOR_BIG_US_NX;
2598	// case X86_PDE4M_RW \| X86_PDE4M_US \| X86_PDE4M_PAE_NX:
2599	// return BTH_PGMPOOLKIND_PT_FOR_BIG_RW_US_NX;
2600	# endif
2601	return BTH_PGMPOOLKIND_PT_FOR_BIG;
2602	//}
2603	}
2604	# endif
2605	#endif
2606
2607	#undef MY_STAM_COUNTER_INC
2608	#define MY_STAM_COUNTER_INC(a) do { } while (0)
2609
2610
2611	/**
2612	* Syncs the paging hierarchy starting at CR3.
2613	*
2614	* @returns VBox status code, no specials.
2615	* @param pVM The virtual machine.
2616	* @param cr0 Guest context CR0 register
2617	* @param cr3 Guest context CR3 register
2618	* @param cr4 Guest context CR4 register
2619	* @param fGlobal Including global page directories or not
2620	*/
2621	PGM_BTH_DECL(int, SyncCR3)(PVM pVM, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal)
2622	{
2623	if (VM_FF_ISSET(pVM, VM_FF_PGM_SYNC_CR3))
2624	fGlobal = true; /* Change this CR3 reload to be a global one. */
2625
2626	/*
2627	* Update page access handlers.
2628	* The virtual are always flushed, while the physical are only on demand.
2629	* WARNING: We are incorrectly not doing global flushing on Virtual Handler updates. We'll
2630	* have to look into that later because it will have a bad influence on the performance.
2631	* @note SvL: There's no need for that. Just invalidate the virtual range(s).
2632	* bird: Yes, but that won't work for aliases.
2633	*/
2634	/** @todo this MUST go away. See #1557. */
2635	STAM_PROFILE_START(&pVM->pgm.s.CTXMID(Stat,SyncCR3Handlers), h);
2636	PGM_GST_NAME(HandlerVirtualUpdate)(pVM, cr4);
2637	STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,SyncCR3Handlers), h);
2638
2639	#ifdef PGMPOOL_WITH_MONITORING
2640	/*
2641	* When monitoring shadowed pages, we reset the modification counters on CR3 sync.
2642	* Occationally we will have to clear all the shadow page tables because we wanted
2643	* to monitor a page which was mapped by too many shadowed page tables. This operation
2644	* sometimes refered to as a 'lightweight flush'.
2645	*/
2646	if (!(pVM->pgm.s.fSyncFlags & PGM_SYNC_CLEAR_PGM_POOL))
2647	pgmPoolMonitorModifiedClearAll(pVM);
2648	else
2649	{
2650	# ifdef IN_RING3
2651	pVM->pgm.s.fSyncFlags &= ~PGM_SYNC_CLEAR_PGM_POOL;
2652	pgmPoolClearAll(pVM);
2653	# else
2654	LogFlow(("SyncCR3: PGM_SYNC_CLEAR_PGM_POOL is set -> VINF_PGM_SYNC_CR3\n"));
2655	return VINF_PGM_SYNC_CR3;
2656	# endif
2657	}
2658	#endif
2659
2660	Assert(fGlobal \|\| (cr4 & X86_CR4_PGE));
2661	MY_STAM_COUNTER_INC(fGlobal ? &pVM->pgm.s.CTXMID(Stat,SyncCR3Global) : &pVM->pgm.s.CTXMID(Stat,SyncCR3NotGlobal));
2662
2663	#if PGM_GST_TYPE == PGM_TYPE_32BIT \|\| PGM_GST_TYPE == PGM_TYPE_PAE
2664	/*
2665	* Get page directory addresses.
2666	*/
2667	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
2668	PX86PDE pPDEDst = &pVM->pgm.s.CTXMID(p,32BitPD)->a[0];
2669	# else /* PGM_SHW_TYPE == PGM_TYPE_PAE */
2670	# if PGM_GST_TYPE == PGM_TYPE_32BIT
2671	PX86PDEPAE pPDEDst = &pVM->pgm.s.CTXMID(ap,PaePDs)[0]->a[0];
2672	# endif
2673	# endif
2674
2675	# if PGM_GST_TYPE == PGM_TYPE_32BIT
2676	PGSTPD pPDSrc = CTXSUFF(pVM->pgm.s.pGuestPD);
2677	Assert(pPDSrc);
2678	# ifndef IN_GC
2679	Assert(MMPhysGCPhys2HCVirt(pVM, (RTGCPHYS)(cr3 & GST_CR3_PAGE_MASK), sizeof(*pPDSrc)) == pPDSrc);
2680	# endif
2681	# endif
2682
2683	/*
2684	* Iterate the page directory.
2685	*/
2686	PPGMMAPPING pMapping;
2687	unsigned iPdNoMapping;
2688	const bool fRawR0Enabled = EMIsRawRing0Enabled(pVM);
2689	PPGMPOOL pPool = pVM->pgm.s.CTXSUFF(pPool);
2690
2691	/* Only check mappings if they are supposed to be put into the shadow page table. */
2692	if (pgmMapAreMappingsEnabled(&pVM->pgm.s))
2693	{
2694	pMapping = pVM->pgm.s.CTXALLSUFF(pMappings);
2695	iPdNoMapping = (pMapping) ? (pMapping->GCPtr >> GST_PD_SHIFT) : ~0U;
2696	}
2697	else
2698	{
2699	pMapping = 0;
2700	iPdNoMapping = ~0U;
2701	}
2702	# if PGM_GST_TYPE == PGM_TYPE_PAE \|\| PGM_GST_TYPE == PGM_TYPE_AMD64
2703	for (unsigned iPDPTE = 0; iPDPTE < GST_PDPE_ENTRIES; iPDPTE++)
2704	{
2705	unsigned iPDSrc;
2706	# if PGM_SHW_TYPE == PGM_TYPE_PAE
2707	PX86PDPAE pPDPAE = pVM->pgm.s.CTXMID(ap,PaePDs)[0];
2708	# else
2709	AssertFailed(); /* @todo */
2710	PX86PDPE pPDPAE = pVM->pgm.s.CTXMID(ap,PaePDs)[iPDPTE * X86_PG_AMD64_ENTRIES];
2711	# endif
2712	PX86PDEPAE pPDEDst = &pPDPAE->a[iPDPTE * X86_PG_PAE_ENTRIES];
2713	PGSTPD pPDSrc = pgmGstGetPaePDPtr(&pVM->pgm.s, iPDPTE << X86_PDPT_SHIFT, &iPDSrc);
2714
2715	if (pPDSrc == NULL)
2716	{
2717	/* PDPT not present */
2718	if (pVM->pgm.s.CTXMID(p,PaePDPT)->a[iPDPTE].n.u1Present)
2719	{
2720	for (unsigned iPD = 0; iPD < ELEMENTS(pPDSrc->a); iPD++)
2721	{
2722	if ( pPDEDst[iPD].n.u1Present
2723	&& !(pPDEDst[iPD].u & PGM_PDFLAGS_MAPPING))
2724	{
2725	pgmPoolFreeByPage(pPool, pgmPoolGetPage(pPool, pPDEDst[iPD].u & SHW_PDE_PG_MASK), SHW_POOL_ROOT_IDX, iPDPTE * X86_PG_PAE_ENTRIES + iPD);
2726	pPDEDst[iPD].u = 0;
2727	}
2728	}
2729	}
2730	if (!(pVM->pgm.s.CTXMID(p,PaePDPT)->a[iPDPTE].u & PGM_PLXFLAGS_MAPPING))
2731	pVM->pgm.s.CTXMID(p,PaePDPT)->a[iPDPTE].n.u1Present = 0;
2732	continue;
2733	}
2734	# else /* PGM_GST_TYPE != PGM_TYPE_PAE && PGM_GST_TYPE != PGM_TYPE_AMD64 */
2735	{
2736	# endif /* PGM_GST_TYPE != PGM_TYPE_PAE && PGM_GST_TYPE != PGM_TYPE_AMD64 */
2737	for (unsigned iPD = 0; iPD < ELEMENTS(pPDSrc->a); iPD++)
2738	{
2739	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
2740	Assert(&pVM->pgm.s.CTXMID(p,32BitPD)->a[iPD] == pPDEDst);
2741	# elif PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
2742	AssertMsg(&pVM->pgm.s.CTXMID(ap,PaePDs)[iPD * 2 / 512]->a[iPD * 2 % 512] == pPDEDst, ("%p vs %p\n", &pVM->pgm.s.CTXMID(ap,PaePDs)[iPD * 2 / 512]->a[iPD * 2 % 512], pPDEDst));
2743	# endif
2744	register GSTPDE PdeSrc = pPDSrc->a[iPD];
2745	if ( PdeSrc.n.u1Present
2746	&& (PdeSrc.n.u1User \|\| fRawR0Enabled))
2747	{
2748	# if ( PGM_GST_TYPE == PGM_TYPE_32BIT \
2749	\|\| PGM_GST_TYPE == PGM_TYPE_PAE) \
2750	&& !defined(PGM_WITHOUT_MAPPINGS)
2751
2752	/*
2753	* Check for conflicts with GC mappings.
2754	*/
2755	# if PGM_GST_TYPE == PGM_TYPE_PAE
2756	if (iPD + iPDPTE * X86_PG_PAE_ENTRIES == iPdNoMapping)
2757	# else
2758	if (iPD == iPdNoMapping)
2759	# endif
2760	{
2761	if (pVM->pgm.s.fMappingsFixed)
2762	{
2763	/* It's fixed, just skip the mapping. */
2764	const unsigned cPTs = pMapping->cb >> GST_PD_SHIFT;
2765	iPD += cPTs - 1;
2766	pPDEDst += cPTs + (PGM_GST_TYPE != PGM_SHW_TYPE) * cPTs; /* Only applies to the pae shadow and 32 bits guest case */
2767	pMapping = pMapping->CTXALLSUFF(pNext);
2768	iPdNoMapping = pMapping ? pMapping->GCPtr >> GST_PD_SHIFT : ~0U;
2769	continue;
2770	}
2771	# ifdef IN_RING3
2772	# if PGM_GST_TYPE == PGM_TYPE_32BIT
2773	int rc = pgmR3SyncPTResolveConflict(pVM, pMapping, pPDSrc, iPD << GST_PD_SHIFT);
2774	# elif PGM_GST_TYPE == PGM_TYPE_PAE
2775	int rc = pgmR3SyncPTResolveConflictPAE(pVM, pMapping, (iPDPTE << GST_PDPT_SHIFT) + (iPD << GST_PD_SHIFT));
2776	# endif
2777	if (VBOX_FAILURE(rc))
2778	return rc;
2779
2780	/*
2781	* Update iPdNoMapping and pMapping.
2782	*/
2783	pMapping = pVM->pgm.s.pMappingsR3;
2784	while (pMapping && pMapping->GCPtr < (iPD << GST_PD_SHIFT))
2785	pMapping = pMapping->pNextR3;
2786	iPdNoMapping = pMapping ? pMapping->GCPtr >> GST_PD_SHIFT : ~0U;
2787	# else
2788	LogFlow(("SyncCR3: detected conflict -> VINF_PGM_SYNC_CR3\n"));
2789	return VINF_PGM_SYNC_CR3;
2790	# endif
2791	}
2792	# else /* (PGM_GST_TYPE != PGM_TYPE_32BIT && PGM_GST_TYPE != PGM_TYPE_PAE) \|\| PGM_WITHOUT_MAPPINGS */
2793	Assert(!pgmMapAreMappingsEnabled(&pVM->pgm.s));
2794	# endif /* (PGM_GST_TYPE != PGM_TYPE_32BIT && PGM_GST_TYPE != PGM_TYPE_PAE) \|\| PGM_WITHOUT_MAPPINGS */
2795	/*
2796	* Sync page directory entry.
2797	*
2798	* The current approach is to allocated the page table but to set
2799	* the entry to not-present and postpone the page table synching till
2800	* it's actually used.
2801	*/
2802	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
2803	for (unsigned i = 0, iPdShw = iPD * 2; i < 2; i++, iPdShw++) /* pray that the compiler unrolls this */
2804	# elif PGM_GST_TYPE == PGM_TYPE_PAE \|\| PGM_GST_TYPE == PGM_TYPE_AMD64
2805	const unsigned iPdShw = iPD + iPDPTE * X86_PG_PAE_ENTRIES; NOREF(iPdShw);
2806	# else
2807	const unsigned iPdShw = iPD; NOREF(iPdShw);
2808	# endif
2809	{
2810	SHWPDE PdeDst = *pPDEDst;
2811	if (PdeDst.n.u1Present)
2812	{
2813	PPGMPOOLPAGE pShwPage = pgmPoolGetPage(pPool, PdeDst.u & SHW_PDE_PG_MASK);
2814	RTGCPHYS GCPhys;
2815	if ( !PdeSrc.b.u1Size
2816	\|\| !(cr4 & X86_CR4_PSE))
2817	{
2818	GCPhys = PdeSrc.u & GST_PDE_PG_MASK;
2819	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
2820	/* Select the right PDE as we're emulating a 4kb page table with 2 shadow page tables. */
2821	GCPhys \|= i * (PAGE_SIZE / 2);
2822	# endif
2823	}
2824	else
2825	{
2826	GCPhys = PdeSrc.u & GST_PDE_BIG_PG_MASK;
2827	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
2828	/* Select the right PDE as we're emulating a 4MB page directory with two 2 MB shadow PDEs.*/
2829	GCPhys \|= i * X86_PAGE_2M_SIZE;
2830	# endif
2831	}
2832
2833	if ( pShwPage->GCPhys == GCPhys
2834	&& pShwPage->enmKind == PGM_BTH_NAME(CalcPageKind)(&PdeSrc, cr4)
2835	&& ( pShwPage->fCached
2836	\|\| ( !fGlobal
2837	&& ( false
2838	# ifdef PGM_SKIP_GLOBAL_PAGEDIRS_ON_NONGLOBAL_FLUSH
2839	\|\| ( (PdeSrc.u & (X86_PDE4M_PS \| X86_PDE4M_G)) == (X86_PDE4M_PS \| X86_PDE4M_G)
2840	&& (cr4 & (X86_CR4_PGE \| X86_CR4_PSE)) == (X86_CR4_PGE \| X86_CR4_PSE)) /* global 2/4MB page. */
2841	\|\| ( !pShwPage->fSeenNonGlobal
2842	&& (cr4 & X86_CR4_PGE))
2843	# endif
2844	)
2845	)
2846	)
2847	&& ( (PdeSrc.u & (X86_PDE_US \| X86_PDE_RW)) == (PdeDst.u & (X86_PDE_US \| X86_PDE_RW))
2848	\|\| ( (cr4 & X86_CR4_PSE)
2849	&& ((PdeSrc.u & (X86_PDE_US \| X86_PDE4M_PS \| X86_PDE4M_D)) \| PGM_PDFLAGS_TRACK_DIRTY)
2850	== ((PdeDst.u & (X86_PDE_US \| X86_PDE_RW \| PGM_PDFLAGS_TRACK_DIRTY)) \| X86_PDE4M_PS))
2851	)
2852	)
2853	{
2854	# ifdef VBOX_WITH_STATISTICS
2855	if ( !fGlobal
2856	&& (PdeSrc.u & (X86_PDE4M_PS \| X86_PDE4M_G)) == (X86_PDE4M_PS \| X86_PDE4M_G)
2857	&& (cr4 & (X86_CR4_PGE \| X86_CR4_PSE)) == (X86_CR4_PGE \| X86_CR4_PSE))
2858	MY_STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncCR3DstSkippedGlobalPD));
2859	else if (!fGlobal && !pShwPage->fSeenNonGlobal && (cr4 & X86_CR4_PGE))
2860	MY_STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncCR3DstSkippedGlobalPT));
2861	else
2862	MY_STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncCR3DstCacheHit));
2863	# endif /* VBOX_WITH_STATISTICS */
2864	/** @todo a replacement strategy isn't really needed unless we're using a very small pool < 512 pages.
2865	* The whole ageing stuff should be put in yet another set of #ifdefs. For now, let's just skip it. */
2866	//# ifdef PGMPOOL_WITH_CACHE
2867	// pgmPoolCacheUsed(pPool, pShwPage);
2868	//# endif
2869	}
2870	else
2871	{
2872	pgmPoolFreeByPage(pPool, pShwPage, SHW_POOL_ROOT_IDX, iPdShw);
2873	pPDEDst->u = 0;
2874	MY_STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncCR3DstFreed));
2875	}
2876	}
2877	else
2878	MY_STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncCR3DstNotPresent));
2879	pPDEDst++;
2880	}
2881	}
2882	# if PGM_GST_TYPE == PGM_TYPE_PAE
2883	else if (iPD + iPDPTE * X86_PG_PAE_ENTRIES != iPdNoMapping)
2884	# else
2885	else if (iPD != iPdNoMapping)
2886	# endif
2887	{
2888	/*
2889	* Check if there is any page directory to mark not present here.
2890	*/
2891	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
2892	for (unsigned i = 0, iPdShw = iPD * 2; i < 2; i++, iPdShw++) /* pray that the compiler unrolls this */
2893	# elif PGM_GST_TYPE == PGM_TYPE_PAE \|\| PGM_GST_TYPE == PGM_TYPE_AMD64
2894	const unsigned iPdShw = iPD + iPDPTE * X86_PG_PAE_ENTRIES; NOREF(iPdShw);
2895	# else
2896	const unsigned iPdShw = iPD; NOREF(iPdShw);
2897	# endif
2898	{
2899	if (pPDEDst->n.u1Present)
2900	{
2901	pgmPoolFreeByPage(pPool, pgmPoolGetPage(pPool, pPDEDst->u & SHW_PDE_PG_MASK), SHW_POOL_ROOT_IDX, iPdShw);
2902	pPDEDst->u = 0;
2903	MY_STAM_COUNTER_INC(&pVM->pgm.s.CTXMID(Stat,SyncCR3DstFreedSrcNP));
2904	}
2905	pPDEDst++;
2906	}
2907	}
2908	else
2909	{
2910	# if ( PGM_GST_TYPE == PGM_TYPE_32BIT \
2911	\|\| PGM_GST_TYPE == PGM_TYPE_PAE) \
2912	&& !defined(PGM_WITHOUT_MAPPINGS)
2913
2914	const unsigned cPTs = pMapping->cb >> GST_PD_SHIFT;
2915
2916	Assert(pgmMapAreMappingsEnabled(&pVM->pgm.s));
2917	if (pVM->pgm.s.fMappingsFixed)
2918	{
2919	/* It's fixed, just skip the mapping. */
2920	pMapping = pMapping->CTXALLSUFF(pNext);
2921	iPdNoMapping = pMapping ? pMapping->GCPtr >> GST_PD_SHIFT : ~0U;
2922	}
2923	else
2924	{
2925	/*
2926	* Check for conflicts for subsequent pagetables
2927	* and advance to the next mapping.
2928	*/
2929	iPdNoMapping = ~0U;
2930	unsigned iPT = cPTs;
2931	while (iPT-- > 1)
2932	{
2933	if ( pPDSrc->a[iPD + iPT].n.u1Present
2934	&& (pPDSrc->a[iPD + iPT].n.u1User \|\| fRawR0Enabled))
2935	{
2936	# ifdef IN_RING3
2937	# if PGM_GST_TYPE == PGM_TYPE_32BIT
2938	int rc = pgmR3SyncPTResolveConflict(pVM, pMapping, pPDSrc, iPD << GST_PD_SHIFT);
2939	# elif PGM_GST_TYPE == PGM_TYPE_PAE
2940	int rc = pgmR3SyncPTResolveConflictPAE(pVM, pMapping, (iPDPTE << GST_PDPT_SHIFT) + (iPD << GST_PD_SHIFT));
2941	# endif
2942	if (VBOX_FAILURE(rc))
2943	return rc;
2944
2945	/*
2946	* Update iPdNoMapping and pMapping.
2947	*/
2948	pMapping = pVM->pgm.s.CTXALLSUFF(pMappings);
2949	while (pMapping && pMapping->GCPtr < (iPD << GST_PD_SHIFT))
2950	pMapping = pMapping->CTXALLSUFF(pNext);
2951	iPdNoMapping = pMapping ? pMapping->GCPtr >> GST_PD_SHIFT : ~0U;
2952	break;
2953	# else
2954	LogFlow(("SyncCR3: detected conflict -> VINF_PGM_SYNC_CR3\n"));
2955	return VINF_PGM_SYNC_CR3;
2956	# endif
2957	}
2958	}
2959	if (iPdNoMapping == ~0U && pMapping)
2960	{
2961	pMapping = pMapping->CTXALLSUFF(pNext);
2962	if (pMapping)
2963	iPdNoMapping = pMapping->GCPtr >> GST_PD_SHIFT;
2964	}
2965	}
2966
2967	/* advance. */
2968	iPD += cPTs - 1;
2969	pPDEDst += cPTs + (PGM_GST_TYPE != PGM_SHW_TYPE) * cPTs; /* Only applies to the pae shadow and 32 bits guest case */
2970	# if PGM_GST_TYPE != PGM_SHW_TYPE
2971	AssertCompile(PGM_GST_TYPE == PGM_TYPE_32BIT && PGM_SHW_TYPE == PGM_TYPE_PAE);
2972	# endif
2973	# else /* (PGM_GST_TYPE != PGM_TYPE_32BIT && PGM_GST_TYPE != PGM_TYPE_PAE) \|\| PGM_WITHOUT_MAPPINGS */
2974	Assert(!pgmMapAreMappingsEnabled(&pVM->pgm.s));
2975	# endif /* (PGM_GST_TYPE != PGM_TYPE_32BIT && PGM_GST_TYPE != PGM_TYPE_PAE) \|\| PGM_WITHOUT_MAPPINGS */
2976	}
2977
2978	} /* for iPD */
2979	} /* for each PDPTE (PAE) */
2980
2981	return VINF_SUCCESS;
2982
2983	#elif PGM_GST_TYPE == PGM_TYPE_AMD64
2984	//# error not implemented
2985	return VERR_INTERNAL_ERROR;
2986	#else /* guest real and protected mode */
2987	return VINF_SUCCESS;
2988	#endif
2989	}
2990
2991
2992
2993
2994	#ifdef VBOX_STRICT
2995	#ifdef IN_GC
2996	# undef AssertMsgFailed
2997	# define AssertMsgFailed Log
2998	#endif
2999	#ifdef IN_RING3
3000	# include <VBox/dbgf.h>
3001
3002	/**
3003	* Dumps a page table hierarchy use only physical addresses and cr4/lm flags.
3004	*
3005	* @returns VBox status code (VINF_SUCCESS).
3006	* @param pVM The VM handle.
3007	* @param cr3 The root of the hierarchy.
3008	* @param crr The cr4, only PAE and PSE is currently used.
3009	* @param fLongMode Set if long mode, false if not long mode.
3010	* @param cMaxDepth Number of levels to dump.
3011	* @param pHlp Pointer to the output functions.
3012	*/
3013	__BEGIN_DECLS
3014	PGMR3DECL(int) PGMR3DumpHierarchyHC(PVM pVM, uint32_t cr3, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp);
3015	__END_DECLS
3016
3017	#endif
3018
3019	/**
3020	* Checks that the shadow page table is in sync with the guest one.
3021	*
3022	* @returns The number of errors.
3023	* @param pVM The virtual machine.
3024	* @param cr3 Guest context CR3 register
3025	* @param cr4 Guest context CR4 register
3026	* @param GCPtr Where to start. Defaults to 0.
3027	* @param cb How much to check. Defaults to everything.
3028	*/
3029	PGM_BTH_DECL(unsigned, AssertCR3)(PVM pVM, uint64_t cr3, uint64_t cr4, RTGCUINTPTR GCPtr, RTGCUINTPTR cb)
3030	{
3031	unsigned cErrors = 0;
3032
3033	#if PGM_GST_TYPE == PGM_TYPE_32BIT \
3034	\|\| PGM_GST_TYPE == PGM_TYPE_PAE
3035
3036	PPGM pPGM = &pVM->pgm.s;
3037	RTGCPHYS GCPhysGst; /* page address derived from the guest page tables. */
3038	RTHCPHYS HCPhysShw; /* page address derived from the shadow page tables. */
3039	# ifndef IN_RING0
3040	RTHCPHYS HCPhys; /* general usage. */
3041	# endif
3042	int rc;
3043
3044	/*
3045	* Check that the Guest CR3 and all its mappings are correct.
3046	*/
3047	AssertMsgReturn(pPGM->GCPhysCR3 == (cr3 & GST_CR3_PAGE_MASK),
3048	("Invalid GCPhysCR3=%VGp cr3=%VGp\n", pPGM->GCPhysCR3, (RTGCPHYS)cr3),
3049	false);
3050	# ifndef IN_RING0
3051	# if PGM_GST_TYPE == PGM_TYPE_32BIT
3052	rc = PGMShwGetPage(pVM, pPGM->pGuestPDGC, NULL, &HCPhysShw);
3053	# else
3054	rc = PGMShwGetPage(pVM, pPGM->pGstPaePDPTGC, NULL, &HCPhysShw);
3055	# endif
3056	AssertRCReturn(rc, 1);
3057	HCPhys = NIL_RTHCPHYS;
3058	rc = pgmRamGCPhys2HCPhys(pPGM, cr3 & GST_CR3_PAGE_MASK, &HCPhys);
3059	AssertMsgReturn(HCPhys == HCPhysShw, ("HCPhys=%VHp HCPhyswShw=%VHp (cr3)\n", HCPhys, HCPhysShw), false);
3060	# if PGM_GST_TYPE == PGM_TYPE_32BIT && defined(IN_RING3)
3061	RTGCPHYS GCPhys;
3062	rc = PGMR3DbgHCPtr2GCPhys(pVM, pPGM->pGuestPDHC, &GCPhys);
3063	AssertRCReturn(rc, 1);
3064	AssertMsgReturn((cr3 & GST_CR3_PAGE_MASK) == GCPhys, ("GCPhys=%VGp cr3=%VGp\n", GCPhys, (RTGCPHYS)cr3), false);
3065	# endif
3066	#endif /* !IN_RING0 */
3067
3068	# if PGM_GST_TYPE == PGM_TYPE_32BIT
3069	const GSTPD *pPDSrc = CTXSUFF(pPGM->pGuestPD);
3070	# endif
3071
3072	/*
3073	* Get and check the Shadow CR3.
3074	*/
3075	# if PGM_SHW_TYPE == PGM_TYPE_32BIT
3076	const X86PD *pPDDst = pPGM->CTXMID(p,32BitPD);
3077	unsigned cPDEs = ELEMENTS(pPDDst->a);
3078	# else
3079	const X86PDPAE pPDDst = pPGM->CTXMID(ap,PaePDs[0]); / use it as a 2048 entry PD */
3080	unsigned cPDEs = ELEMENTS(pPDDst->a) * ELEMENTS(pPGM->apHCPaePDs);
3081	# endif
3082	if (cb != ~(RTGCUINTPTR)0)
3083	cPDEs = RT_MIN(cb >> SHW_PD_SHIFT, 1);
3084
3085	/** @todo call the other two PGMAssert() functions. /
3086
3087	# if PGM_GST_TYPE == PGM_TYPE_PAE
3088	/*
3089	* Check the 4 PDPTs too.
3090	*/
3091	for (unsigned i = 0; i < 4; i++)
3092	{
3093	RTHCPTR HCPtr;
3094	RTHCPHYS HCPhys;
3095	RTGCPHYS GCPhys = pVM->pgm.s.CTXSUFF(pGstPaePDPT)->a[i].u & X86_PDPE_PG_MASK;
3096	int rc2 = pgmRamGCPhys2HCPtrAndHCPhysWithFlags(&pVM->pgm.s, GCPhys, &HCPtr, &HCPhys);
3097	if (VBOX_SUCCESS(rc2))
3098	{
3099	AssertMsg( pVM->pgm.s.apGstPaePDsHC[i] == (R3R0PTRTYPE(PX86PDPAE))HCPtr
3100	&& pVM->pgm.s.aGCPhysGstPaePDs[i] == GCPhys,
3101	("idx %d apGstPaePDsHC %VHv vs %VHv aGCPhysGstPaePDs %VGp vs %VGp\n",
3102	i, pVM->pgm.s.apGstPaePDsHC[i], HCPtr, pVM->pgm.s.aGCPhysGstPaePDs[i], GCPhys));
3103	}
3104	}
3105	# endif
3106
3107	/*
3108	* Iterate the shadow page directory.
3109	*/
3110	GCPtr = (GCPtr >> SHW_PD_SHIFT) << SHW_PD_SHIFT;
3111	unsigned iPDDst = GCPtr >> SHW_PD_SHIFT;
3112	cPDEs += iPDDst;
3113	for (;
3114	iPDDst < cPDEs;
3115	iPDDst++, GCPtr += _4G / cPDEs)
3116	{
3117	# if PGM_GST_TYPE == PGM_TYPE_PAE
3118	uint32_t iPDSrc;
3119	PGSTPD pPDSrc = pgmGstGetPaePDPtr(pPGM, (RTGCUINTPTR)GCPtr, &iPDSrc);
3120	if (!pPDSrc)
3121	{
3122	AssertMsg(!pVM->pgm.s.CTXSUFF(pGstPaePDPT)->a[(GCPtr >> GST_PDPT_SHIFT) & GST_PDPT_MASK].n.u1Present, ("Guest PDTPR not present, shadow PDPTR %VX64\n", pVM->pgm.s.CTXSUFF(pGstPaePDPT)->a[(GCPtr >> GST_PDPT_SHIFT) & GST_PDPT_MASK].u));
3123	continue;
3124	}
3125	#endif
3126
3127	const SHWPDE PdeDst = pPDDst->a[iPDDst];
3128	if (PdeDst.u & PGM_PDFLAGS_MAPPING)
3129	{
3130	Assert(pgmMapAreMappingsEnabled(&pVM->pgm.s));
3131	if ((PdeDst.u & X86_PDE_AVL_MASK) != PGM_PDFLAGS_MAPPING)
3132	{
3133	AssertMsgFailed(("Mapping shall only have PGM_PDFLAGS_MAPPING set! PdeDst.u=%#RX64\n", (uint64_t)PdeDst.u));
3134	cErrors++;
3135	continue;
3136	}
3137	}
3138	else if ( (PdeDst.u & X86_PDE_P)
3139	\|\| ((PdeDst.u & (X86_PDE_P \| PGM_PDFLAGS_TRACK_DIRTY)) == (X86_PDE_P \| PGM_PDFLAGS_TRACK_DIRTY))
3140	)
3141	{
3142	HCPhysShw = PdeDst.u & SHW_PDE_PG_MASK;
3143	PPGMPOOLPAGE pPoolPage = pgmPoolGetPageByHCPhys(pVM, HCPhysShw);
3144	if (!pPoolPage)
3145	{
3146	AssertMsgFailed(("Invalid page table address %VGp at %VGv! PdeDst=%#RX64\n",
3147	HCPhysShw, GCPtr, (uint64_t)PdeDst.u));
3148	cErrors++;
3149	continue;
3150	}
3151	const SHWPT pPTDst = (const SHWPT )PGMPOOL_PAGE_2_PTR(pVM, pPoolPage);
3152
3153	if (PdeDst.u & (X86_PDE4M_PWT \| X86_PDE4M_PCD))
3154	{
3155	AssertMsgFailed(("PDE flags PWT and/or PCD is set at %VGv! These flags are not virtualized! PdeDst=%#RX64\n",
3156	GCPtr, (uint64_t)PdeDst.u));
3157	cErrors++;
3158	}
3159
3160	if (PdeDst.u & (X86_PDE4M_G \| X86_PDE4M_D))
3161	{
3162	AssertMsgFailed(("4K PDE reserved flags at %VGv! PdeDst=%#RX64\n",
3163	GCPtr, (uint64_t)PdeDst.u));
3164	cErrors++;
3165	}
3166
3167	const GSTPDE PdeSrc = pPDSrc->a[(iPDDst >> (GST_PD_SHIFT - SHW_PD_SHIFT)) & GST_PD_MASK];
3168	if (!PdeSrc.n.u1Present)
3169	{
3170	AssertMsgFailed(("Guest PDE at %VGv is not present! PdeDst=%#RX64 PdeSrc=%#RX64\n",
3171	GCPtr, (uint64_t)PdeDst.u, (uint64_t)PdeSrc.u));
3172	cErrors++;
3173	continue;
3174	}
3175
3176	if ( !PdeSrc.b.u1Size
3177	\|\| !(cr4 & X86_CR4_PSE))
3178	{
3179	GCPhysGst = PdeSrc.u & GST_PDE_PG_MASK;
3180	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
3181	GCPhysGst \|= (iPDDst & 1) * (PAGE_SIZE / 2);
3182	# endif
3183	}
3184	else
3185	{
3186	# if PGM_GST_TYPE == PGM_TYPE_32BIT
3187	if (PdeSrc.u & X86_PDE4M_PG_HIGH_MASK)
3188	{
3189	AssertMsgFailed(("Guest PDE at %VGv is using PSE36 or similar! PdeSrc=%#RX64\n",
3190	GCPtr, (uint64_t)PdeSrc.u));
3191	cErrors++;
3192	continue;
3193	}
3194	# endif
3195	GCPhysGst = PdeSrc.u & GST_PDE_BIG_PG_MASK;
3196	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
3197	GCPhysGst \|= GCPtr & RT_BIT(X86_PAGE_2M_SHIFT);
3198	# endif
3199	}
3200
3201	if ( pPoolPage->enmKind
3202	!= (!PdeSrc.b.u1Size \|\| !(cr4 & X86_CR4_PSE) ? BTH_PGMPOOLKIND_PT_FOR_PT : BTH_PGMPOOLKIND_PT_FOR_BIG))
3203	{
3204	AssertMsgFailed(("Invalid shadow page table kind %d at %VGv! PdeSrc=%#RX64\n",
3205	pPoolPage->enmKind, GCPtr, (uint64_t)PdeSrc.u));
3206	cErrors++;
3207	}
3208
3209	PPGMPAGE pPhysPage = pgmPhysGetPage(pPGM, GCPhysGst);
3210	if (!pPhysPage)
3211	{
3212	AssertMsgFailed(("Cannot find guest physical address %VGp in the PDE at %VGv! PdeSrc=%#RX64\n",
3213	GCPhysGst, GCPtr, (uint64_t)PdeSrc.u));
3214	cErrors++;
3215	continue;
3216	}
3217
3218	if (GCPhysGst != pPoolPage->GCPhys)
3219	{
3220	AssertMsgFailed(("GCPhysGst=%VGp != pPage->GCPhys=%VGp at %VGv\n",
3221	GCPhysGst, pPoolPage->GCPhys, GCPtr));
3222	cErrors++;
3223	continue;
3224	}
3225
3226	if ( !PdeSrc.b.u1Size
3227	\|\| !(cr4 & X86_CR4_PSE))
3228	{
3229	/*
3230	* Page Table.
3231	*/
3232	const GSTPT *pPTSrc;
3233	rc = PGM_GCPHYS_2_PTR(pVM, GCPhysGst & ~(RTGCPHYS)(PAGE_SIZE - 1), &pPTSrc);
3234	if (VBOX_FAILURE(rc))
3235	{
3236	AssertMsgFailed(("Cannot map/convert guest physical address %VGp in the PDE at %VGv! PdeSrc=%#RX64\n",
3237	GCPhysGst, GCPtr, (uint64_t)PdeSrc.u));
3238	cErrors++;
3239	continue;
3240	}
3241	if ( (PdeSrc.u & (X86_PDE_P \| X86_PDE_US \| X86_PDE_RW/* \| X86_PDE_A*/))
3242	!= (PdeDst.u & (X86_PDE_P \| X86_PDE_US \| X86_PDE_RW/* \| X86_PDE_A*/)))
3243	{
3244	/// @todo We get here a lot on out-of-sync CR3 entries. The access handler should zap them to avoid false alarms here!
3245	// (This problem will go away when/if we shadow multiple CR3s.)
3246	AssertMsgFailed(("4K PDE flags mismatch at %VGv! PdeSrc=%#RX64 PdeDst=%#RX64\n",
3247	GCPtr, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
3248	cErrors++;
3249	continue;
3250	}
3251	if (PdeDst.u & PGM_PDFLAGS_TRACK_DIRTY)
3252	{
3253	AssertMsgFailed(("4K PDEs cannot have PGM_PDFLAGS_TRACK_DIRTY set! GCPtr=%VGv PdeDst=%#RX64\n",
3254	GCPtr, (uint64_t)PdeDst.u));
3255	cErrors++;
3256	continue;
3257	}
3258
3259	/* iterate the page table. */
3260	# if PGM_SHW_TYPE == PGM_TYPE_PAE && PGM_GST_TYPE == PGM_TYPE_32BIT
3261	/* Select the right PDE as we're emulating a 4kb page table with 2 shadow page tables. */
3262	const unsigned offPTSrc = ((GCPtr >> SHW_PD_SHIFT) & 1) * 512;
3263	# else
3264	const unsigned offPTSrc = 0;
3265	# endif
3266	for (unsigned iPT = 0, off = 0;
3267	iPT < ELEMENTS(pPTDst->a);
3268	iPT++, off += PAGE_SIZE)
3269	{
3270	const SHWPTE PteDst = pPTDst->a[iPT];
3271
3272	/* skip not-present entries. */
3273	if (!(PteDst.u & (X86_PTE_P \| PGM_PTFLAGS_TRACK_DIRTY))) /** @todo deal with ALL handlers and CSAM !P pages! */
3274	continue;
3275	Assert(PteDst.n.u1Present);
3276
3277	const GSTPTE PteSrc = pPTSrc->a[iPT + offPTSrc];
3278	if (!PteSrc.n.u1Present)
3279	{
3280	#ifdef IN_RING3
3281	PGMAssertHandlerAndFlagsInSync(pVM);
3282	PGMR3DumpHierarchyGC(pVM, cr3, cr4, (PdeSrc.u & GST_PDE_PG_MASK));
3283	#endif
3284	AssertMsgFailed(("Out of sync (!P) PTE at %VGv! PteSrc=%#RX64 PteDst=%#RX64 pPTSrc=%VGv iPTSrc=%x PdeSrc=%x physpte=%VGp\n",
3285	GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u, pPTSrc, iPT + offPTSrc, PdeSrc.au32[0],
3286	(PdeSrc.u & GST_PDE_PG_MASK) + (iPT + offPTSrc)*sizeof(PteSrc)));
3287	cErrors++;
3288	continue;
3289	}
3290
3291	uint64_t fIgnoreFlags = GST_PTE_PG_MASK \| X86_PTE_AVL_MASK \| X86_PTE_G \| X86_PTE_D \| X86_PTE_PWT \| X86_PTE_PCD \| X86_PTE_PAT;
3292	# if 1 /** @todo sync accessed bit properly... */
3293	fIgnoreFlags \|= X86_PTE_A;
3294	# endif
3295
3296	/* match the physical addresses */
3297	HCPhysShw = PteDst.u & SHW_PTE_PG_MASK;
3298	GCPhysGst = PteSrc.u & GST_PTE_PG_MASK;
3299
3300	# ifdef IN_RING3
3301	rc = PGMPhysGCPhys2HCPhys(pVM, GCPhysGst, &HCPhys);
3302	if (VBOX_FAILURE(rc))
3303	{
3304	if (HCPhysShw != MMR3PageDummyHCPhys(pVM))
3305	{
3306	AssertMsgFailed(("Cannot find guest physical address %VGp at %VGv! PteSrc=%#RX64 PteDst=%#RX64\n",
3307	GCPhysGst, GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3308	cErrors++;
3309	continue;
3310	}
3311	}
3312	else if (HCPhysShw != (HCPhys & SHW_PTE_PG_MASK))
3313	{
3314	AssertMsgFailed(("Out of sync (phys) at %VGv! HCPhysShw=%VHp HCPhys=%VHp GCPhysGst=%VGp PteSrc=%#RX64 PteDst=%#RX64\n",
3315	GCPtr + off, HCPhysShw, HCPhys, GCPhysGst, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3316	cErrors++;
3317	continue;
3318	}
3319	# endif
3320
3321	pPhysPage = pgmPhysGetPage(pPGM, GCPhysGst);
3322	if (!pPhysPage)
3323	{
3324	# ifdef IN_RING3 /** @todo make MMR3PageDummyHCPhys an 'All' function! */
3325	if (HCPhysShw != MMR3PageDummyHCPhys(pVM))
3326	{
3327	AssertMsgFailed(("Cannot find guest physical address %VGp at %VGv! PteSrc=%#RX64 PteDst=%#RX64\n",
3328	GCPhysGst, GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3329	cErrors++;
3330	continue;
3331	}
3332	# endif
3333	if (PteDst.n.u1Write)
3334	{
3335	AssertMsgFailed(("Invalid guest page at %VGv is writable! GCPhysGst=%VGp PteSrc=%#RX64 PteDst=%#RX64\n",
3336	GCPtr + off, GCPhysGst, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3337	cErrors++;
3338	}
3339	fIgnoreFlags \|= X86_PTE_RW;
3340	}
3341	else if (HCPhysShw != (PGM_PAGE_GET_HCPHYS(pPhysPage) & SHW_PTE_PG_MASK))
3342	{
3343	AssertMsgFailed(("Out of sync (phys) at %VGv! HCPhysShw=%VHp HCPhys=%VHp GCPhysGst=%VGp PteSrc=%#RX64 PteDst=%#RX64\n",
3344	GCPtr + off, HCPhysShw, pPhysPage->HCPhys, GCPhysGst, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3345	cErrors++;
3346	continue;
3347	}
3348
3349	/* flags */
3350	if (PGM_PAGE_HAS_ACTIVE_HANDLERS(pPhysPage))
3351	{
3352	if (!PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPhysPage))
3353	{
3354	if (PteDst.n.u1Write)
3355	{
3356	AssertMsgFailed(("WRITE access flagged at %VGv but the page is writable! HCPhys=%VGv PteSrc=%#RX64 PteDst=%#RX64\n",
3357	GCPtr + off, pPhysPage->HCPhys, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3358	cErrors++;
3359	continue;
3360	}
3361	fIgnoreFlags \|= X86_PTE_RW;
3362	}
3363	else
3364	{
3365	if (PteDst.n.u1Present)
3366	{
3367	AssertMsgFailed(("ALL access flagged at %VGv but the page is present! HCPhys=%VHp PteSrc=%#RX64 PteDst=%#RX64\n",
3368	GCPtr + off, pPhysPage->HCPhys, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3369	cErrors++;
3370	continue;
3371	}
3372	fIgnoreFlags \|= X86_PTE_P;
3373	}
3374	}
3375	else
3376	{
3377	if (!PteSrc.n.u1Dirty && PteSrc.n.u1Write)
3378	{
3379	if (PteDst.n.u1Write)
3380	{
3381	AssertMsgFailed(("!DIRTY page at %VGv is writable! PteSrc=%#RX64 PteDst=%#RX64\n",
3382	GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3383	cErrors++;
3384	continue;
3385	}
3386	if (!(PteDst.u & PGM_PTFLAGS_TRACK_DIRTY))
3387	{
3388	AssertMsgFailed(("!DIRTY page at %VGv is not marked TRACK_DIRTY! PteSrc=%#RX64 PteDst=%#RX64\n",
3389	GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3390	cErrors++;
3391	continue;
3392	}
3393	if (PteDst.n.u1Dirty)
3394	{
3395	AssertMsgFailed(("!DIRTY page at %VGv is marked DIRTY! PteSrc=%#RX64 PteDst=%#RX64\n",
3396	GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3397	cErrors++;
3398	}
3399	# if 0 /** @todo sync access bit properly... */
3400	if (PteDst.n.u1Accessed != PteSrc.n.u1Accessed)
3401	{
3402	AssertMsgFailed(("!DIRTY page at %VGv is has mismatching accessed bit! PteSrc=%#RX64 PteDst=%#RX64\n",
3403	GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3404	cErrors++;
3405	}
3406	fIgnoreFlags \|= X86_PTE_RW;
3407	# else
3408	fIgnoreFlags \|= X86_PTE_RW \| X86_PTE_A;
3409	# endif
3410	}
3411	else if (PteDst.u & PGM_PTFLAGS_TRACK_DIRTY)
3412	{
3413	/* access bit emulation (not implemented). */
3414	if (PteSrc.n.u1Accessed \|\| PteDst.n.u1Present)
3415	{
3416	AssertMsgFailed(("PGM_PTFLAGS_TRACK_DIRTY set at %VGv but no accessed bit emulation! PteSrc=%#RX64 PteDst=%#RX64\n",
3417	GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3418	cErrors++;
3419	continue;
3420	}
3421	if (!PteDst.n.u1Accessed)
3422	{
3423	AssertMsgFailed(("!ACCESSED page at %VGv is has the accessed bit set! PteSrc=%#RX64 PteDst=%#RX64\n",
3424	GCPtr + off, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3425	cErrors++;
3426	}
3427	fIgnoreFlags \|= X86_PTE_P;
3428	}
3429	# ifdef DEBUG_sandervl
3430	fIgnoreFlags \|= X86_PTE_D \| X86_PTE_A;
3431	# endif
3432	}
3433
3434	if ( (PteSrc.u & ~fIgnoreFlags) != (PteDst.u & ~fIgnoreFlags)
3435	&& (PteSrc.u & ~(fIgnoreFlags \| X86_PTE_RW)) != (PteDst.u & ~fIgnoreFlags)
3436	)
3437	{
3438	AssertMsgFailed(("Flags mismatch at %VGv! %#RX64 != %#RX64 fIgnoreFlags=%#RX64 PteSrc=%#RX64 PteDst=%#RX64\n",
3439	GCPtr + off, (uint64_t)PteSrc.u & ~fIgnoreFlags, (uint64_t)PteDst.u & ~fIgnoreFlags,
3440	fIgnoreFlags, (uint64_t)PteSrc.u, (uint64_t)PteDst.u));
3441	cErrors++;
3442	continue;
3443	}
3444	} /* foreach PTE */
3445	}
3446	else
3447	{
3448	/*
3449	* Big Page.
3450	*/
3451	uint64_t fIgnoreFlags = X86_PDE_AVL_MASK \| GST_PDE_PG_MASK \| X86_PDE4M_G \| X86_PDE4M_D \| X86_PDE4M_PS \| X86_PDE4M_PWT \| X86_PDE4M_PCD;
3452	if (!PdeSrc.b.u1Dirty && PdeSrc.b.u1Write)
3453	{
3454	if (PdeDst.n.u1Write)
3455	{
3456	AssertMsgFailed(("!DIRTY page at %VGv is writable! PdeSrc=%#RX64 PdeDst=%#RX64\n",
3457	GCPtr, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
3458	cErrors++;
3459	continue;
3460	}
3461	if (!(PdeDst.u & PGM_PDFLAGS_TRACK_DIRTY))
3462	{
3463	AssertMsgFailed(("!DIRTY page at %VGv is not marked TRACK_DIRTY! PteSrc=%#RX64 PteDst=%#RX64\n",
3464	GCPtr, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
3465	cErrors++;
3466	continue;
3467	}
3468	# if 0 /** @todo sync access bit properly... */
3469	if (PdeDst.n.u1Accessed != PdeSrc.b.u1Accessed)
3470	{
3471	AssertMsgFailed(("!DIRTY page at %VGv is has mismatching accessed bit! PteSrc=%#RX64 PteDst=%#RX64\n",
3472	GCPtr, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
3473	cErrors++;
3474	}
3475	fIgnoreFlags \|= X86_PTE_RW;
3476	# else
3477	fIgnoreFlags \|= X86_PTE_RW \| X86_PTE_A;
3478	# endif
3479	}
3480	else if (PdeDst.u & PGM_PDFLAGS_TRACK_DIRTY)
3481	{
3482	/* access bit emulation (not implemented). */
3483	if (PdeSrc.b.u1Accessed \|\| PdeDst.n.u1Present)
3484	{
3485	AssertMsgFailed(("PGM_PDFLAGS_TRACK_DIRTY set at %VGv but no accessed bit emulation! PdeSrc=%#RX64 PdeDst=%#RX64\n",
3486	GCPtr, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
3487	cErrors++;
3488	continue;
3489	}
3490	if (!PdeDst.n.u1Accessed)
3491	{
3492	AssertMsgFailed(("!ACCESSED page at %VGv is has the accessed bit set! PdeSrc=%#RX64 PdeDst=%#RX64\n",
3493	GCPtr, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
3494	cErrors++;
3495	}
3496	fIgnoreFlags \|= X86_PTE_P;
3497	}
3498
3499	if ((PdeSrc.u & ~fIgnoreFlags) != (PdeDst.u & ~fIgnoreFlags))
3500	{
3501	AssertMsgFailed(("Flags mismatch (B) at %VGv! %#RX64 != %#RX64 fIgnoreFlags=%#RX64 PdeSrc=%#RX64 PdeDst=%#RX64\n",
3502	GCPtr, (uint64_t)PdeSrc.u & ~fIgnoreFlags, (uint64_t)PdeDst.u & ~fIgnoreFlags,
3503	fIgnoreFlags, (uint64_t)PdeSrc.u, (uint64_t)PdeDst.u));
3504	cErrors++;
3505	}
3506
3507	/* iterate the page table. */
3508	for (unsigned iPT = 0, off = 0;
3509	iPT < ELEMENTS(pPTDst->a);
3510	iPT++, off += PAGE_SIZE, GCPhysGst += PAGE_SIZE)
3511	{
3512	const SHWPTE PteDst = pPTDst->a[iPT];
3513
3514	if (PteDst.u & PGM_PTFLAGS_TRACK_DIRTY)
3515	{
3516	AssertMsgFailed(("The PTE at %VGv emulating a 2/4M page is marked TRACK_DIRTY! PdeSrc=%#RX64 PteDst=%#RX64\n",
3517	GCPtr + off, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3518	cErrors++;
3519	}
3520
3521	/* skip not-present entries. */
3522	if (!PteDst.n.u1Present) /** @todo deal with ALL handlers and CSAM !P pages! */
3523	continue;
3524
3525	fIgnoreFlags = X86_PTE_PAE_PG_MASK \| X86_PTE_AVL_MASK \| X86_PTE_PWT \| X86_PTE_PCD \| X86_PTE_PAT;
3526
3527	/* match the physical addresses */
3528	HCPhysShw = PteDst.u & X86_PTE_PAE_PG_MASK;
3529
3530	# ifdef IN_RING3
3531	rc = PGMPhysGCPhys2HCPhys(pVM, GCPhysGst, &HCPhys);
3532	if (VBOX_FAILURE(rc))
3533	{
3534	if (HCPhysShw != MMR3PageDummyHCPhys(pVM))
3535	{
3536	AssertMsgFailed(("Cannot find guest physical address %VGp at %VGv! PdeSrc=%#RX64 PteDst=%#RX64\n",
3537	GCPhysGst, GCPtr + off, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3538	cErrors++;
3539	}
3540	}
3541	else if (HCPhysShw != (HCPhys & X86_PTE_PAE_PG_MASK))
3542	{
3543	AssertMsgFailed(("Out of sync (phys) at %VGv! HCPhysShw=%VHp HCPhys=%VHp GCPhysGst=%VGp PdeSrc=%#RX64 PteDst=%#RX64\n",
3544	GCPtr + off, HCPhysShw, HCPhys, GCPhysGst, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3545	cErrors++;
3546	continue;
3547	}
3548	# endif
3549
3550	pPhysPage = pgmPhysGetPage(pPGM, GCPhysGst);
3551	if (!pPhysPage)
3552	{
3553	# ifdef IN_RING3 /** @todo make MMR3PageDummyHCPhys an 'All' function! */
3554	if (HCPhysShw != MMR3PageDummyHCPhys(pVM))
3555	{
3556	AssertMsgFailed(("Cannot find guest physical address %VGp at %VGv! PdeSrc=%#RX64 PteDst=%#RX64\n",
3557	GCPhysGst, GCPtr + off, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3558	cErrors++;
3559	continue;
3560	}
3561	# endif
3562	if (PteDst.n.u1Write)
3563	{
3564	AssertMsgFailed(("Invalid guest page at %VGv is writable! GCPhysGst=%VGp PdeSrc=%#RX64 PteDst=%#RX64\n",
3565	GCPtr + off, GCPhysGst, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3566	cErrors++;
3567	}
3568	fIgnoreFlags \|= X86_PTE_RW;
3569	}
3570	else if (HCPhysShw != (pPhysPage->HCPhys & X86_PTE_PAE_PG_MASK))
3571	{
3572	AssertMsgFailed(("Out of sync (phys) at %VGv! HCPhysShw=%VHp HCPhys=%VHp GCPhysGst=%VGp PdeSrc=%#RX64 PteDst=%#RX64\n",
3573	GCPtr + off, HCPhysShw, pPhysPage->HCPhys, GCPhysGst, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3574	cErrors++;
3575	continue;
3576	}
3577
3578	/* flags */
3579	if (PGM_PAGE_HAS_ACTIVE_HANDLERS(pPhysPage))
3580	{
3581	if (!PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPhysPage))
3582	{
3583	if (PGM_PAGE_GET_HNDL_PHYS_STATE(pPhysPage) != PGM_PAGE_HNDL_PHYS_STATE_DISABLED)
3584	{
3585	if (PteDst.n.u1Write)
3586	{
3587	AssertMsgFailed(("WRITE access flagged at %VGv but the page is writable! HCPhys=%VGv PdeSrc=%#RX64 PteDst=%#RX64\n",
3588	GCPtr + off, pPhysPage->HCPhys, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3589	cErrors++;
3590	continue;
3591	}
3592	fIgnoreFlags \|= X86_PTE_RW;
3593	}
3594	}
3595	else
3596	{
3597	if (PteDst.n.u1Present)
3598	{
3599	AssertMsgFailed(("ALL access flagged at %VGv but the page is present! HCPhys=%VGv PdeSrc=%#RX64 PteDst=%#RX64\n",
3600	GCPtr + off, pPhysPage->HCPhys, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3601	cErrors++;
3602	continue;
3603	}
3604	fIgnoreFlags \|= X86_PTE_P;
3605	}
3606	}
3607
3608	if ( (PdeSrc.u & ~fIgnoreFlags) != (PteDst.u & ~fIgnoreFlags)
3609	&& (PdeSrc.u & ~(fIgnoreFlags \| X86_PTE_RW)) != (PteDst.u & ~fIgnoreFlags) /* lazy phys handler dereg. */
3610	)
3611	{
3612	AssertMsgFailed(("Flags mismatch (BT) at %VGv! %#RX64 != %#RX64 fIgnoreFlags=%#RX64 PdeSrc=%#RX64 PteDst=%#RX64\n",
3613	GCPtr + off, (uint64_t)PdeSrc.u & ~fIgnoreFlags, (uint64_t)PteDst.u & ~fIgnoreFlags,
3614	fIgnoreFlags, (uint64_t)PdeSrc.u, (uint64_t)PteDst.u));
3615	cErrors++;
3616	continue;
3617	}
3618	} /* foreach PTE */
3619	}
3620	}
3621	/* not present */
3622
3623	} /* forearch PDE */
3624
3625	# ifdef DEBUG
3626	if (cErrors)
3627	LogFlow(("AssertCR3: cErrors=%d\n", cErrors));
3628	# endif
3629
3630	#elif PGM_GST_TYPE == PGM_TYPE_PAE
3631	//# error not implemented
3632
3633
3634	#elif PGM_GST_TYPE == PGM_TYPE_AMD64
3635	//# error not implemented
3636
3637	/#else: guest real and protected mode /
3638	#endif
3639	return cErrors;
3640	}
3641	#endif /* VBOX_STRICT */
3642

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMAll/PGMAllBth.h@ 8225

Download in other formats: