VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMAll/HWACCMAll.cpp@ 26685

Last change on this file since 26685 was 26685, checked in by vboxsync, 15 years ago

Large page changes
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 9.5 KB
Line 
1/* $Id: HWACCMAll.cpp 26685 2010-02-22 17:48:23Z vboxsync $ */
2/** @file
3 * HWACCM - All contexts.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22
23/*******************************************************************************
24* Header Files *
25*******************************************************************************/
26#define LOG_GROUP LOG_GROUP_HWACCM
27#include <VBox/hwaccm.h>
28#include <VBox/pgm.h>
29#include "HWACCMInternal.h"
30#include <VBox/vm.h>
31#include <VBox/x86.h>
32#include <VBox/hwacc_vmx.h>
33#include <VBox/hwacc_svm.h>
34#include <VBox/err.h>
35#include <VBox/log.h>
36#include <iprt/param.h>
37#include <iprt/assert.h>
38#include <iprt/asm.h>
39#include <iprt/string.h>
40
41/**
42 * Queues a page for invalidation
43 *
44 * @returns VBox status code.
45 * @param pVCpu The VMCPU to operate on.
46 * @param GCVirt Page to invalidate
47 */
48void hwaccmQueueInvlPage(PVMCPU pVCpu, RTGCPTR GCVirt)
49{
50 /* Nothing to do if a TLB flush is already pending */
51 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH))
52 return;
53#if 1
54 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
55#else
56 Be very careful when activating this code!
57 if (iPage == RT_ELEMENTS(pVCpu->hwaccm.s.TlbShootdown.aPages))
58 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
59 else
60 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_SHOOTDOWN);
61#endif
62}
63
64/**
65 * Invalidates a guest page
66 *
67 * @returns VBox status code.
68 * @param pVCpu The VMCPU to operate on.
69 * @param GCVirt Page to invalidate
70 */
71VMMDECL(int) HWACCMInvalidatePage(PVMCPU pVCpu, RTGCPTR GCVirt)
72{
73 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushPageManual);
74#ifdef IN_RING0
75 PVM pVM = pVCpu->CTX_SUFF(pVM);
76 if (pVM->hwaccm.s.vmx.fSupported)
77 return VMXR0InvalidatePage(pVM, pVCpu, GCVirt);
78
79 Assert(pVM->hwaccm.s.svm.fSupported);
80 return SVMR0InvalidatePage(pVM, pVCpu, GCVirt);
81#endif
82
83 hwaccmQueueInvlPage(pVCpu, GCVirt);
84 return VINF_SUCCESS;
85}
86
87/**
88 * Flushes the guest TLB
89 *
90 * @returns VBox status code.
91 * @param pVCpu The VMCPU to operate on.
92 */
93VMMDECL(int) HWACCMFlushTLB(PVMCPU pVCpu)
94{
95 LogFlow(("HWACCMFlushTLB\n"));
96
97 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
98 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
99 return VINF_SUCCESS;
100}
101
102#ifdef IN_RING0
103/**
104 * Dummy RTMpOnSpecific handler since RTMpPokeCpu couldn't be used.
105 *
106 */
107static DECLCALLBACK(void) hwaccmFlushHandler(RTCPUID idCpu, void *pvUser1, void *pvUser2)
108{
109 return;
110}
111
112/**
113 * Wrapper for RTMpPokeCpu to deal with VERR_NOT_SUPPORTED
114 *
115 */
116void hwaccmMpPokeCpu(PVMCPU pVCpu, RTCPUID idHostCpu)
117{
118 uint32_t cWorldSwitchExit = pVCpu->hwaccm.s.cWorldSwitchExit;
119
120 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatPoke, x);
121 int rc = RTMpPokeCpu(idHostCpu);
122 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatPoke, x);
123 /* Not implemented on some platforms (Darwin, Linux kernel < 2.6.19); fall back to a less efficient implementation (broadcast). */
124 if (rc == VERR_NOT_SUPPORTED)
125 {
126 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPoke, z);
127 /* synchronous. */
128 RTMpOnSpecific(idHostCpu, hwaccmFlushHandler, 0, 0);
129 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPoke, z);
130 }
131 else
132 {
133 if (rc == VINF_SUCCESS)
134 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPoke, z);
135 else
136 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPokeFailed, z);
137
138 /* Spin until the VCPU has switched back. */
139 while ( pVCpu->hwaccm.s.fCheckedTLBFlush
140 && cWorldSwitchExit == pVCpu->hwaccm.s.cWorldSwitchExit)
141 {
142 ASMNopPause();
143 }
144 if (rc == VINF_SUCCESS)
145 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPoke, z);
146 else
147 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPokeFailed, z);
148 }
149}
150#endif
151
152#ifndef IN_RC
153/**
154 * Invalidates a guest page on all VCPUs.
155 *
156 * @returns VBox status code.
157 * @param pVM The VM to operate on.
158 * @param GCVirt Page to invalidate
159 */
160VMMDECL(int) HWACCMInvalidatePageOnAllVCpus(PVM pVM, RTGCPTR GCPtr)
161{
162 VMCPUID idCurCpu = VMMGetCpuId(pVM);
163
164 STAM_COUNTER_INC(&pVM->aCpus[idCurCpu].hwaccm.s.StatFlushPage);
165
166 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
167 {
168 PVMCPU pVCpu = &pVM->aCpus[idCpu];
169
170 /* Nothing to do if a TLB flush is already pending; the VCPU should have already been poked if it were active */
171 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH))
172 continue;
173
174 if (pVCpu->idCpu == idCurCpu)
175 {
176 HWACCMInvalidatePage(pVCpu, GCPtr);
177 }
178 else
179 {
180 hwaccmQueueInvlPage(pVCpu, GCPtr);
181 if (pVCpu->hwaccm.s.fCheckedTLBFlush)
182 {
183 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdown);
184#ifdef IN_RING0
185 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
186 if (idHostCpu != NIL_RTCPUID)
187 hwaccmMpPokeCpu(pVCpu, idHostCpu);
188#else
189 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
190#endif
191 }
192 else
193 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushPageManual);
194 }
195 }
196
197 return VINF_SUCCESS;
198}
199
200
201/**
202 * Flush the TLBs of all VCPUs
203 *
204 * @returns VBox status code.
205 * @param pVM The VM to operate on.
206 */
207VMMDECL(int) HWACCMFlushTLBOnAllVCpus(PVM pVM)
208{
209 if (pVM->cCpus == 1)
210 return HWACCMFlushTLB(&pVM->aCpus[0]);
211
212 VMCPUID idThisCpu = VMMGetCpuId(pVM);
213
214 STAM_COUNTER_INC(&pVM->aCpus[idThisCpu].hwaccm.s.StatFlushTLB);
215
216 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
217 {
218 PVMCPU pVCpu = &pVM->aCpus[idCpu];
219
220 /* Nothing to do if a TLB flush is already pending; the VCPU should have already been poked if it were active */
221 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH))
222 continue;
223
224 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
225 if (idThisCpu == idCpu)
226 continue;
227
228 if (pVCpu->hwaccm.s.fCheckedTLBFlush)
229 {
230 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdownFlush);
231#ifdef IN_RING0
232 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
233 if (idHostCpu != NIL_RTCPUID)
234 hwaccmMpPokeCpu(pVCpu, idHostCpu);
235#else
236 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
237#endif
238 }
239 else
240 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
241 }
242 return VINF_SUCCESS;
243}
244#endif
245
246/**
247 * Checks if nested paging is enabled
248 *
249 * @returns boolean
250 * @param pVM The VM to operate on.
251 */
252VMMDECL(bool) HWACCMIsNestedPagingActive(PVM pVM)
253{
254 return HWACCMIsEnabled(pVM) && pVM->hwaccm.s.fNestedPaging;
255}
256
257/**
258 * Return the shadow paging mode for nested paging/ept
259 *
260 * @returns shadow paging mode
261 * @param pVM The VM to operate on.
262 */
263VMMDECL(PGMMODE) HWACCMGetShwPagingMode(PVM pVM)
264{
265 Assert(HWACCMIsNestedPagingActive(pVM));
266 if (pVM->hwaccm.s.svm.fSupported)
267 return PGMMODE_NESTED;
268
269 Assert(pVM->hwaccm.s.vmx.fSupported);
270 return PGMMODE_EPT;
271}
272
273/**
274 * Invalidates a guest page by physical address
275 *
276 * NOTE: Assumes the current instruction references this physical page though a virtual address!!
277 *
278 * @returns VBox status code.
279 * @param pVM The VM to operate on.
280 * @param GCPhys Page to invalidate
281 */
282VMMDECL(int) HWACCMInvalidatePhysPage(PVM pVM, RTGCPHYS GCPhys)
283{
284 if (!HWACCMIsNestedPagingActive(pVM))
285 return VINF_SUCCESS;
286
287#ifdef IN_RING0
288 if (pVM->hwaccm.s.vmx.fSupported)
289 {
290 VMCPUID idThisCpu = VMMGetCpuId(pVM);
291
292 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
293 {
294 PVMCPU pVCpu = &pVM->aCpus[idCpu];
295
296 if (idThisCpu == idCpu)
297 {
298 VMXR0InvalidatePhysPage(pVM, pVCpu, GCPhys);
299 continue;
300 }
301
302 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
303 if (pVCpu->hwaccm.s.fCheckedTLBFlush)
304 {
305 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdownFlush);
306# ifdef IN_RING0
307 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
308 if (idHostCpu != NIL_RTCPUID)
309 hwaccmMpPokeCpu(pVCpu, idHostCpu);
310# else
311 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
312# endif
313 }
314 else
315 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
316 }
317 return VINF_SUCCESS;
318 }
319
320 Assert(pVM->hwaccm.s.svm.fSupported);
321 /* AMD-V doesn't support invalidation with guest physical addresses; see comment in SVMR0InvalidatePhysPage. */
322 HWACCMFlushTLBOnAllVCpus(pVM);
323#else
324 HWACCMFlushTLBOnAllVCpus(pVM);
325#endif
326 return VINF_SUCCESS;
327}
328
329/**
330 * Checks if an interrupt event is currently pending.
331 *
332 * @returns Interrupt event pending state.
333 * @param pVM The VM to operate on.
334 */
335VMMDECL(bool) HWACCMHasPendingIrq(PVM pVM)
336{
337 PVMCPU pVCpu = VMMGetCpu(pVM);
338 return !!pVCpu->hwaccm.s.Event.fPending;
339}
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette