VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMAll/HWACCMAll.cpp@ 25576

Last change on this file since 25576 was 24833, checked in by vboxsync, 15 years ago

Skip flush in HWACCMInvalidatePageOnAllVCpus when a tlb flush is already pending.

  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 9.9 KB
Line 
1/* $Id: HWACCMAll.cpp 24833 2009-11-20 16:11:19Z vboxsync $ */
2/** @file
3 * HWACCM - All contexts.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22
23/*******************************************************************************
24* Header Files *
25*******************************************************************************/
26#define LOG_GROUP LOG_GROUP_HWACCM
27#include <VBox/hwaccm.h>
28#include "HWACCMInternal.h"
29#include <VBox/vm.h>
30#include <VBox/x86.h>
31#include <VBox/hwacc_vmx.h>
32#include <VBox/hwacc_svm.h>
33#include <VBox/pgm.h>
34#include <VBox/pdm.h>
35#include <VBox/err.h>
36#include <VBox/log.h>
37#include <VBox/selm.h>
38#include <VBox/iom.h>
39#include <iprt/param.h>
40#include <iprt/assert.h>
41#include <iprt/asm.h>
42#include <iprt/string.h>
43#include <iprt/memobj.h>
44#include <iprt/cpuset.h>
45
46/**
47 * Queues a page for invalidation
48 *
49 * @returns VBox status code.
50 * @param pVCpu The VMCPU to operate on.
51 * @param GCVirt Page to invalidate
52 */
53void hwaccmQueueInvlPage(PVMCPU pVCpu, RTGCPTR GCVirt)
54{
55 /* Nothing to do if a TLB flush is already pending */
56 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH))
57 return;
58#if 1
59 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
60#else
61 Be very careful when activating this code!
62 if (iPage == RT_ELEMENTS(pVCpu->hwaccm.s.TlbShootdown.aPages))
63 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
64 else
65 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_SHOOTDOWN);
66#endif
67}
68
69/**
70 * Invalidates a guest page
71 *
72 * @returns VBox status code.
73 * @param pVCpu The VMCPU to operate on.
74 * @param GCVirt Page to invalidate
75 */
76VMMDECL(int) HWACCMInvalidatePage(PVMCPU pVCpu, RTGCPTR GCVirt)
77{
78 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushPageManual);
79#ifdef IN_RING0
80 PVM pVM = pVCpu->CTX_SUFF(pVM);
81 if (pVM->hwaccm.s.vmx.fSupported)
82 return VMXR0InvalidatePage(pVM, pVCpu, GCVirt);
83
84 Assert(pVM->hwaccm.s.svm.fSupported);
85 return SVMR0InvalidatePage(pVM, pVCpu, GCVirt);
86#endif
87
88 hwaccmQueueInvlPage(pVCpu, GCVirt);
89 return VINF_SUCCESS;
90}
91
92/**
93 * Flushes the guest TLB
94 *
95 * @returns VBox status code.
96 * @param pVCpu The VMCPU to operate on.
97 */
98VMMDECL(int) HWACCMFlushTLB(PVMCPU pVCpu)
99{
100 LogFlow(("HWACCMFlushTLB\n"));
101
102 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
103 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
104 return VINF_SUCCESS;
105}
106
107#ifdef IN_RING0
108/**
109 * Dummy RTMpOnSpecific handler since RTMpPokeCpu couldn't be used.
110 *
111 */
112static DECLCALLBACK(void) hwaccmFlushHandler(RTCPUID idCpu, void *pvUser1, void *pvUser2)
113{
114 return;
115}
116
117/**
118 * Wrapper for RTMpPokeCpu to deal with VERR_NOT_SUPPORTED
119 *
120 */
121void hwaccmMpPokeCpu(PVMCPU pVCpu, RTCPUID idHostCpu)
122{
123 uint32_t cWorldSwitchExit = pVCpu->hwaccm.s.cWorldSwitchExit;
124
125 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatPoke, x);
126 int rc = RTMpPokeCpu(idHostCpu);
127 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatPoke, x);
128 /* Not implemented on some platforms (Darwin, Linux kernel < 2.6.19); fall back to a less efficient implementation (broadcast). */
129 if (rc == VERR_NOT_SUPPORTED)
130 {
131 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPoke, z);
132 /* synchronous. */
133 RTMpOnSpecific(idHostCpu, hwaccmFlushHandler, 0, 0);
134 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPoke, z);
135 }
136 else
137 {
138 if (rc == VINF_SUCCESS)
139 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPoke, z);
140 else
141 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPokeFailed, z);
142
143 /* Spin until the VCPU has switched back. */
144 while ( VMCPU_GET_STATE(pVCpu) == VMCPUSTATE_STARTED_EXEC
145 && pVCpu->hwaccm.s.fCheckedTLBFlush
146 && cWorldSwitchExit == pVCpu->hwaccm.s.cWorldSwitchExit)
147 {
148 ASMNopPause();
149 }
150 if (rc == VINF_SUCCESS)
151 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPoke, z);
152 else
153 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPokeFailed, z);
154 }
155}
156#endif
157
158#ifndef IN_RC
159/**
160 * Invalidates a guest page on all VCPUs.
161 *
162 * @returns VBox status code.
163 * @param pVM The VM to operate on.
164 * @param GCVirt Page to invalidate
165 */
166VMMDECL(int) HWACCMInvalidatePageOnAllVCpus(PVM pVM, RTGCPTR GCPtr)
167{
168 VMCPUID idCurCpu = VMMGetCpuId(pVM);
169
170 STAM_COUNTER_INC(&pVM->aCpus[idCurCpu].hwaccm.s.StatFlushPage);
171
172 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
173 {
174 PVMCPU pVCpu = &pVM->aCpus[idCpu];
175
176 /* Nothing to do if a TLB flush is already pending; the VCPU should have already been poked if it were active */
177 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH))
178 continue;
179
180 if (pVCpu->idCpu == idCurCpu)
181 {
182 HWACCMInvalidatePage(pVCpu, GCPtr);
183 }
184 else
185 {
186 hwaccmQueueInvlPage(pVCpu, GCPtr);
187 if ( VMCPU_GET_STATE(pVCpu) == VMCPUSTATE_STARTED_EXEC
188 && pVCpu->hwaccm.s.fCheckedTLBFlush)
189 {
190 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdown);
191#ifdef IN_RING0
192 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
193 if (idHostCpu != NIL_RTCPUID)
194 hwaccmMpPokeCpu(pVCpu, idHostCpu);
195#else
196 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
197#endif
198 }
199 else
200 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushPageManual);
201 }
202 }
203
204 return VINF_SUCCESS;
205}
206
207
208/**
209 * Flush the TLBs of all VCPUs
210 *
211 * @returns VBox status code.
212 * @param pVM The VM to operate on.
213 */
214VMMDECL(int) HWACCMFlushTLBOnAllVCpus(PVM pVM)
215{
216 if (pVM->cCpus == 1)
217 return HWACCMFlushTLB(&pVM->aCpus[0]);
218
219 VMCPUID idThisCpu = VMMGetCpuId(pVM);
220
221 STAM_COUNTER_INC(&pVM->aCpus[idThisCpu].hwaccm.s.StatFlushTLB);
222
223 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
224 {
225 PVMCPU pVCpu = &pVM->aCpus[idCpu];
226
227 /* Nothing to do if a TLB flush is already pending; the VCPU should have already been poked if it were active */
228 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH))
229 continue;
230
231 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
232 if (idThisCpu == idCpu)
233 continue;
234
235 if ( VMCPU_GET_STATE(pVCpu) == VMCPUSTATE_STARTED_EXEC
236 && pVCpu->hwaccm.s.fCheckedTLBFlush)
237 {
238 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdownFlush);
239#ifdef IN_RING0
240 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
241 if (idHostCpu != NIL_RTCPUID)
242 hwaccmMpPokeCpu(pVCpu, idHostCpu);
243#else
244 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
245#endif
246 }
247 else
248 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
249 }
250 return VINF_SUCCESS;
251}
252#endif
253
254/**
255 * Checks if nested paging is enabled
256 *
257 * @returns boolean
258 * @param pVM The VM to operate on.
259 */
260VMMDECL(bool) HWACCMIsNestedPagingActive(PVM pVM)
261{
262 return HWACCMIsEnabled(pVM) && pVM->hwaccm.s.fNestedPaging;
263}
264
265/**
266 * Return the shadow paging mode for nested paging/ept
267 *
268 * @returns shadow paging mode
269 * @param pVM The VM to operate on.
270 */
271VMMDECL(PGMMODE) HWACCMGetShwPagingMode(PVM pVM)
272{
273 Assert(HWACCMIsNestedPagingActive(pVM));
274 if (pVM->hwaccm.s.svm.fSupported)
275 return PGMMODE_NESTED;
276
277 Assert(pVM->hwaccm.s.vmx.fSupported);
278 return PGMMODE_EPT;
279}
280
281/**
282 * Invalidates a guest page by physical address
283 *
284 * NOTE: Assumes the current instruction references this physical page though a virtual address!!
285 *
286 * @returns VBox status code.
287 * @param pVM The VM to operate on.
288 * @param GCPhys Page to invalidate
289 */
290VMMDECL(int) HWACCMInvalidatePhysPage(PVM pVM, RTGCPHYS GCPhys)
291{
292 if (!HWACCMIsNestedPagingActive(pVM))
293 return VINF_SUCCESS;
294
295#ifdef IN_RING0
296 if (pVM->hwaccm.s.vmx.fSupported)
297 {
298 VMCPUID idThisCpu = VMMGetCpuId(pVM);
299
300 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
301 {
302 PVMCPU pVCpu = &pVM->aCpus[idCpu];
303
304 if (idThisCpu == idCpu)
305 {
306 VMXR0InvalidatePhysPage(pVM, pVCpu, GCPhys);
307 continue;
308 }
309
310 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
311 if ( VMCPU_GET_STATE(pVCpu) == VMCPUSTATE_STARTED_EXEC
312 && pVCpu->hwaccm.s.fCheckedTLBFlush)
313 {
314 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdownFlush);
315# ifdef IN_RING0
316 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
317 if (idHostCpu != NIL_RTCPUID)
318 hwaccmMpPokeCpu(pVCpu, idHostCpu);
319# else
320 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
321# endif
322 }
323 else
324 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
325 }
326 return VINF_SUCCESS;
327 }
328
329 Assert(pVM->hwaccm.s.svm.fSupported);
330 /* AMD-V doesn't support invalidation with guest physical addresses; see comment in SVMR0InvalidatePhysPage. */
331 HWACCMFlushTLBOnAllVCpus(pVM);
332#else
333 HWACCMFlushTLBOnAllVCpus(pVM);
334#endif
335 return VINF_SUCCESS;
336}
337
338/**
339 * Checks if an interrupt event is currently pending.
340 *
341 * @returns Interrupt event pending state.
342 * @param pVM The VM to operate on.
343 */
344VMMDECL(bool) HWACCMHasPendingIrq(PVM pVM)
345{
346 PVMCPU pVCpu = VMMGetCpu(pVM);
347 return !!pVCpu->hwaccm.s.Event.fPending;
348}
349
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette