VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMAll/HWACCMAll.cpp@ 24442

Last change on this file since 24442 was 23553, checked in by vboxsync, 15 years ago

More assertions
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 9.6 KB
Line 
1/* $Id: HWACCMAll.cpp 23553 2009-10-05 11:38:47Z vboxsync $ */
2/** @file
3 * HWACCM - All contexts.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22
23/*******************************************************************************
24* Header Files *
25*******************************************************************************/
26#define LOG_GROUP LOG_GROUP_HWACCM
27#include <VBox/hwaccm.h>
28#include "HWACCMInternal.h"
29#include <VBox/vm.h>
30#include <VBox/x86.h>
31#include <VBox/hwacc_vmx.h>
32#include <VBox/hwacc_svm.h>
33#include <VBox/pgm.h>
34#include <VBox/pdm.h>
35#include <VBox/err.h>
36#include <VBox/log.h>
37#include <VBox/selm.h>
38#include <VBox/iom.h>
39#include <iprt/param.h>
40#include <iprt/assert.h>
41#include <iprt/asm.h>
42#include <iprt/string.h>
43#include <iprt/memobj.h>
44#include <iprt/cpuset.h>
45
46/**
47 * Queues a page for invalidation
48 *
49 * @returns VBox status code.
50 * @param pVCpu The VMCPU to operate on.
51 * @param GCVirt Page to invalidate
52 */
53void hwaccmQueueInvlPage(PVMCPU pVCpu, RTGCPTR GCVirt)
54{
55 /* Nothing to do if a TLB flush is already pending */
56 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH))
57 return;
58#if 1
59 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
60#else
61 Be very careful when activating this code!
62 if (iPage == RT_ELEMENTS(pVCpu->hwaccm.s.TlbShootdown.aPages))
63 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
64 else
65 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_SHOOTDOWN);
66#endif
67}
68
69/**
70 * Invalidates a guest page
71 *
72 * @returns VBox status code.
73 * @param pVCpu The VMCPU to operate on.
74 * @param GCVirt Page to invalidate
75 */
76VMMDECL(int) HWACCMInvalidatePage(PVMCPU pVCpu, RTGCPTR GCVirt)
77{
78 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushPageManual);
79#ifdef IN_RING0
80 PVM pVM = pVCpu->CTX_SUFF(pVM);
81 if (pVM->hwaccm.s.vmx.fSupported)
82 return VMXR0InvalidatePage(pVM, pVCpu, GCVirt);
83
84 Assert(pVM->hwaccm.s.svm.fSupported);
85 return SVMR0InvalidatePage(pVM, pVCpu, GCVirt);
86#endif
87
88 hwaccmQueueInvlPage(pVCpu, GCVirt);
89 return VINF_SUCCESS;
90}
91
92/**
93 * Flushes the guest TLB
94 *
95 * @returns VBox status code.
96 * @param pVCpu The VMCPU to operate on.
97 */
98VMMDECL(int) HWACCMFlushTLB(PVMCPU pVCpu)
99{
100 LogFlow(("HWACCMFlushTLB\n"));
101
102 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
103 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
104 return VINF_SUCCESS;
105}
106
107#ifdef IN_RING0
108/**
109 * Dummy RTMpOnSpecific handler since RTMpPokeCpu couldn't be used.
110 *
111 */
112static DECLCALLBACK(void) hwaccmFlushHandler(RTCPUID idCpu, void *pvUser1, void *pvUser2)
113{
114 return;
115}
116
117/**
118 * Wrapper for RTMpPokeCpu to deal with VERR_NOT_SUPPORTED
119 *
120 */
121void hwaccmMpPokeCpu(PVMCPU pVCpu, RTCPUID idHostCpu)
122{
123 uint32_t cWorldSwitchExit = pVCpu->hwaccm.s.cWorldSwitchExit;
124
125 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatPoke, x);
126 int rc = RTMpPokeCpu(idHostCpu);
127 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatPoke, x);
128 /* Not implemented on some platforms (Darwin, Linux kernel < 2.6.19); fall back to a less efficient implementation (broadcast). */
129 if (rc == VERR_NOT_SUPPORTED)
130 {
131 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPoke, z);
132 /* synchronous. */
133 RTMpOnSpecific(idHostCpu, hwaccmFlushHandler, 0, 0);
134 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPoke, z);
135 }
136 else
137 {
138 if (rc == VINF_SUCCESS)
139 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPoke, z);
140 else
141 STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatSpinPokeFailed, z);
142
143 /* Spin until the VCPU has switched back. */
144 while ( VMCPU_GET_STATE(pVCpu) == VMCPUSTATE_STARTED_EXEC
145 && pVCpu->hwaccm.s.fCheckedTLBFlush
146 && cWorldSwitchExit == pVCpu->hwaccm.s.cWorldSwitchExit)
147 {
148 ASMNopPause();
149 }
150 if (rc == VINF_SUCCESS)
151 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPoke, z);
152 else
153 STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatSpinPokeFailed, z);
154 }
155}
156#endif
157
158#ifndef IN_RC
159/**
160 * Invalidates a guest page on all VCPUs.
161 *
162 * @returns VBox status code.
163 * @param pVM The VM to operate on.
164 * @param GCVirt Page to invalidate
165 */
166VMMDECL(int) HWACCMInvalidatePageOnAllVCpus(PVM pVM, RTGCPTR GCPtr)
167{
168 VMCPUID idCurCpu = VMMGetCpuId(pVM);
169
170 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
171 {
172 PVMCPU pVCpu = &pVM->aCpus[idCpu];
173
174 if (pVCpu->idCpu == idCurCpu)
175 {
176 HWACCMInvalidatePage(pVCpu, GCPtr);
177 }
178 else
179 {
180 hwaccmQueueInvlPage(pVCpu, GCPtr);
181 if ( VMCPU_GET_STATE(pVCpu) == VMCPUSTATE_STARTED_EXEC
182 && pVCpu->hwaccm.s.fCheckedTLBFlush)
183 {
184 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdown);
185#ifdef IN_RING0
186 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
187 if (idHostCpu != NIL_RTCPUID)
188 hwaccmMpPokeCpu(pVCpu, idHostCpu);
189#else
190 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
191#endif
192 }
193 else
194 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushPageManual);
195 }
196 }
197
198 return VINF_SUCCESS;
199}
200
201
202/**
203 * Flush the TLBs of all VCPUs
204 *
205 * @returns VBox status code.
206 * @param pVM The VM to operate on.
207 */
208VMMDECL(int) HWACCMFlushTLBOnAllVCpus(PVM pVM)
209{
210 if (pVM->cCpus == 1)
211 return HWACCMFlushTLB(&pVM->aCpus[0]);
212
213 VMCPUID idThisCpu = VMMGetCpuId(pVM);
214
215 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
216 {
217 PVMCPU pVCpu = &pVM->aCpus[idCpu];
218
219 /* Nothing to do if a TLB flush is already pending; the VCPU should have already been poked if it were active */
220 if (VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TLB_FLUSH))
221 continue;
222
223 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
224 if (idThisCpu == idCpu)
225 continue;
226
227 if ( VMCPU_GET_STATE(pVCpu) == VMCPUSTATE_STARTED_EXEC
228 && pVCpu->hwaccm.s.fCheckedTLBFlush)
229 {
230 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdownFlush);
231#ifdef IN_RING0
232 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
233 if (idHostCpu != NIL_RTCPUID)
234 hwaccmMpPokeCpu(pVCpu, idHostCpu);
235#else
236 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
237#endif
238 }
239 else
240 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
241 }
242 return VINF_SUCCESS;
243}
244#endif
245
246/**
247 * Checks if nested paging is enabled
248 *
249 * @returns boolean
250 * @param pVM The VM to operate on.
251 */
252VMMDECL(bool) HWACCMIsNestedPagingActive(PVM pVM)
253{
254 return HWACCMIsEnabled(pVM) && pVM->hwaccm.s.fNestedPaging;
255}
256
257/**
258 * Return the shadow paging mode for nested paging/ept
259 *
260 * @returns shadow paging mode
261 * @param pVM The VM to operate on.
262 */
263VMMDECL(PGMMODE) HWACCMGetShwPagingMode(PVM pVM)
264{
265 Assert(HWACCMIsNestedPagingActive(pVM));
266 if (pVM->hwaccm.s.svm.fSupported)
267 return PGMMODE_NESTED;
268
269 Assert(pVM->hwaccm.s.vmx.fSupported);
270 return PGMMODE_EPT;
271}
272
273/**
274 * Invalidates a guest page by physical address
275 *
276 * NOTE: Assumes the current instruction references this physical page though a virtual address!!
277 *
278 * @returns VBox status code.
279 * @param pVM The VM to operate on.
280 * @param GCPhys Page to invalidate
281 */
282VMMDECL(int) HWACCMInvalidatePhysPage(PVM pVM, RTGCPHYS GCPhys)
283{
284 if (!HWACCMIsNestedPagingActive(pVM))
285 return VINF_SUCCESS;
286
287#ifdef IN_RING0
288 if (pVM->hwaccm.s.vmx.fSupported)
289 {
290 VMCPUID idThisCpu = VMMGetCpuId(pVM);
291
292 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
293 {
294 PVMCPU pVCpu = &pVM->aCpus[idCpu];
295
296 if (idThisCpu == idCpu)
297 {
298 VMXR0InvalidatePhysPage(pVM, pVCpu, GCPhys);
299 continue;
300 }
301
302 VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
303 if ( VMCPU_GET_STATE(pVCpu) == VMCPUSTATE_STARTED_EXEC
304 && pVCpu->hwaccm.s.fCheckedTLBFlush)
305 {
306 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatTlbShootdownFlush);
307# ifdef IN_RING0
308 RTCPUID idHostCpu = pVCpu->hwaccm.s.idEnteredCpu;
309 if (idHostCpu != NIL_RTCPUID)
310 hwaccmMpPokeCpu(pVCpu, idHostCpu);
311# else
312 VMR3NotifyCpuFFU(pVCpu->pUVCpu, VMNOTIFYFF_FLAGS_POKE);
313# endif
314 }
315 else
316 STAM_COUNTER_INC(&pVCpu->hwaccm.s.StatFlushTLBManual);
317 }
318 return VINF_SUCCESS;
319 }
320
321 Assert(pVM->hwaccm.s.svm.fSupported);
322 /* AMD-V doesn't support invalidation with guest physical addresses; see comment in SVMR0InvalidatePhysPage. */
323 HWACCMFlushTLBOnAllVCpus(pVM);
324#else
325 HWACCMFlushTLBOnAllVCpus(pVM);
326#endif
327 return VINF_SUCCESS;
328}
329
330/**
331 * Checks if an interrupt event is currently pending.
332 *
333 * @returns Interrupt event pending state.
334 * @param pVM The VM to operate on.
335 */
336VMMDECL(bool) HWACCMHasPendingIrq(PVM pVM)
337{
338 PVMCPU pVCpu = VMMGetCpu(pVM);
339 return !!pVCpu->hwaccm.s.Event.fPending;
340}
341
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette