TRPM.cpp@ 26271

Last change on this file since 26271 was 26271, checked in by vboxsync, 15 years ago
VMM: warnings. Changed PATMIsPatchGCAddr and CSAMIsKnownDangerousInstr to take RTRCUINTPTR instead of RTRCPTR so we can mostly avoid having to cast the parameter.
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 76.1 KB

Line
1	/* $Id: TRPM.cpp 26271 2010-02-05 04:04:36Z vboxsync $ */
2	/** @file
3	* TRPM - The Trap Monitor.
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22	/** @page pg_trpm TRPM - The Trap Monitor
23	*
24	* The Trap Monitor (TRPM) is responsible for all trap and interrupt handling in
25	* the VMM. It plays a major role in raw-mode execution and a lesser one in the
26	* hardware assisted mode.
27	*
28	* Note first, the following will use trap as a collective term for faults,
29	* aborts and traps.
30	*
31	* @see grp_trpm
32	*
33	*
34	* @section sec_trpm_rc Raw-Mode Context
35	*
36	* When executing in the raw-mode context, TRPM will be managing the IDT and
37	* processing all traps and interrupts. It will also monitor the guest IDT
38	* because CSAM wishes to know about changes to it (trap/interrupt/syscall
39	* handler patching) and TRPM needs to keep the \#BP gate in sync (ring-3
40	* considerations). See TRPMR3SyncIDT and CSAMR3CheckGates.
41	*
42	* External interrupts will be forwarded to the host context by the quickest
43	* possible route where they will be reasserted. The other events will be
44	* categorized into virtualization traps, genuine guest traps and hypervisor
45	* traps. The latter group may be recoverable depending on when they happen and
46	* whether there is a handler for it, otherwise it will cause a guru meditation.
47	*
48	* TRPM disgishishes the between the first two (virt and guest traps) and the
49	* latter (hyper) by checking the CPL of the trapping code, if CPL == 0 then
50	* it's a hyper trap otherwise it's a virt/guest trap. There are three trap
51	* dispatcher tables, one ad-hoc for one time traps registered via
52	* TRPMGCSetTempHandler(), one for hyper traps and one for virt/guest traps.
53	* The latter two live in TRPMGCHandlersA.asm, the former in the VM structure.
54	*
55	* The raw-mode context trap handlers found in TRPMGCHandlers.cpp (for the most
56	* part), will call up the other VMM sub-systems depending on what it things
57	* happens. The two most busy traps are page faults (\#PF) and general
58	* protection fault/trap (\#GP).
59	*
60	* Before resuming guest code after having taken a virtualization trap or
61	* injected a guest trap, TRPM will check for pending forced action and
62	* every now and again let TM check for timed out timers. This allows code that
63	* is being executed as part of virtualization traps to signal ring-3 exits,
64	* page table resyncs and similar without necessarily using the status code. It
65	* also make sure we're more responsive to timers and requests from other
66	* threads (necessarily running on some different core/cpu in most cases).
67	*
68	*
69	* @section sec_trpm_all All Contexts
70	*
71	* TRPM will also dispatch / inject interrupts and traps to the guest, both when
72	* in raw-mode and when in hardware assisted mode. See TRPMInject().
73	*
74	*/
75
76	/*******************************************************************************
77	* Header Files *
78	*******************************************************************************/
79	#define LOG_GROUP LOG_GROUP_TRPM
80	#include <VBox/trpm.h>
81	#include <VBox/cpum.h>
82	#include <VBox/selm.h>
83	#include <VBox/ssm.h>
84	#include <VBox/pdmapi.h>
85	#include <VBox/pgm.h>
86	#include <VBox/dbgf.h>
87	#include <VBox/mm.h>
88	#include <VBox/stam.h>
89	#include <VBox/csam.h>
90	#include <VBox/patm.h>
91	#include "TRPMInternal.h"
92	#include <VBox/vm.h>
93	#include <VBox/em.h>
94	#include <VBox/rem.h>
95	#include <VBox/hwaccm.h>
96
97	#include <VBox/err.h>
98	#include <VBox/param.h>
99	#include <VBox/log.h>
100	#include <iprt/assert.h>
101	#include <iprt/asm.h>
102	#include <iprt/string.h>
103	#include <iprt/alloc.h>
104
105
106	/*******************************************************************************
107	* Structures and Typedefs *
108	*******************************************************************************/
109	/**
110	* Trap handler function.
111	* @todo need to specialize this as we go along.
112	*/
113	typedef enum TRPMHANDLER
114	{
115	/** Generic Interrupt handler. */
116	TRPM_HANDLER_INT = 0,
117	/** Generic Trap handler. */
118	TRPM_HANDLER_TRAP,
119	/** Trap 8 (\#DF) handler. */
120	TRPM_HANDLER_TRAP_08,
121	/** Trap 12 (\#MC) handler. */
122	TRPM_HANDLER_TRAP_12,
123	/** Max. */
124	TRPM_HANDLER_MAX
125	} TRPMHANDLER, *PTRPMHANDLER;
126
127
128	/*******************************************************************************
129	* Global Variables *
130	*******************************************************************************/
131	/** Preinitialized IDT.
132	* The u16OffsetLow is a value of the TRPMHANDLER enum which TRPMR3Relocate()
133	* will use to pick the right address. The u16SegSel is always VMM CS.
134	*/
135	static VBOXIDTE_GENERIC g_aIdt[256] =
136	{
137	/* special trap handler - still, this is an interrupt gate not a trap gate... */
138	#define IDTE_TRAP(enm) { (unsigned)enm, 0, 0, VBOX_IDTE_TYPE1, VBOX_IDTE_TYPE2_INT_32, 0, 1, 0 }
139	/* generic trap handler. */
140	#define IDTE_TRAP_GEN() IDTE_TRAP(TRPM_HANDLER_TRAP)
141	/* special interrupt handler. */
142	#define IDTE_INT(enm) { (unsigned)enm, 0, 0, VBOX_IDTE_TYPE1, VBOX_IDTE_TYPE2_INT_32, 0, 1, 0 }
143	/* generic interrupt handler. */
144	#define IDTE_INT_GEN() IDTE_INT(TRPM_HANDLER_INT)
145	/* special task gate IDT entry (for critical exceptions like #DF). */
146	#define IDTE_TASK(enm) { (unsigned)enm, 0, 0, VBOX_IDTE_TYPE1, VBOX_IDTE_TYPE2_TASK, 0, 1, 0 }
147	/* draft, fixme later when the handler is written. */
148	#define IDTE_RESERVED() { 0, 0, 0, 0, 0, 0, 0, 0 }
149
150	/* N - M M - T - C - D i */
151	/* o - n o - y - o - e p */
152	/* - e n - p - d - s t */
153	/* - i - e - e - c . */
154	/* - c - - - r */
155	/* ============================================================= */
156	IDTE_TRAP_GEN(), /* 0 - #DE - F - N - Divide error */
157	IDTE_TRAP_GEN(), /* 1 - #DB - F/T - N - Single step, INT 1 instruction */
158	#ifdef VBOX_WITH_NMI
159	IDTE_TRAP_GEN(), /* 2 - - I - N - Non-Maskable Interrupt (NMI) */
160	#else
161	IDTE_INT_GEN(), /* 2 - - I - N - Non-Maskable Interrupt (NMI) */
162	#endif
163	IDTE_TRAP_GEN(), /* 3 - #BP - T - N - Breakpoint, INT 3 instruction. */
164	IDTE_TRAP_GEN(), /* 4 - #OF - T - N - Overflow, INTO instruction. */
165	IDTE_TRAP_GEN(), /* 5 - #BR - F - N - BOUND Range Exceeded, BOUND instruction. */
166	IDTE_TRAP_GEN(), /* 6 - #UD - F - N - Undefined(/Invalid) Opcode. */
167	IDTE_TRAP_GEN(), /* 7 - #NM - F - N - Device not available, FP or (F)WAIT instruction. */
168	IDTE_TASK(TRPM_HANDLER_TRAP_08), /* 8 - #DF - A - 0 - Double fault. */
169	IDTE_TRAP_GEN(), /* 9 - - F - N - Coprocessor Segment Overrun (obsolete). */
170	IDTE_TRAP_GEN(), /* a - #TS - F - Y - Invalid TSS, Taskswitch or TSS access. */
171	IDTE_TRAP_GEN(), /* b - #NP - F - Y - Segment not present. */
172	IDTE_TRAP_GEN(), /* c - #SS - F - Y - Stack-Segment fault. */
173	IDTE_TRAP_GEN(), /* d - #GP - F - Y - General protection fault. */
174	IDTE_TRAP_GEN(), /* e - #PF - F - Y - Page fault. - interrupt gate!!! */
175	IDTE_RESERVED(), /* f - - - - Intel Reserved. Do not use. */
176	IDTE_TRAP_GEN(), /* 10 - #MF - F - N - x86 FPU Floating-Point Error (Math fault), FP or (F)WAIT instruction. */
177	IDTE_TRAP_GEN(), /* 11 - #AC - F - 0 - Alignment Check. */
178	IDTE_TRAP(TRPM_HANDLER_TRAP_12), /* 12 - #MC - A - N - Machine Check. */
179	IDTE_TRAP_GEN(), /* 13 - #XF - F - N - SIMD Floating-Point Exception. */
180	IDTE_RESERVED(), /* 14 - - - - Intel Reserved. Do not use. */
181	IDTE_RESERVED(), /* 15 - - - - Intel Reserved. Do not use. */
182	IDTE_RESERVED(), /* 16 - - - - Intel Reserved. Do not use. */
183	IDTE_RESERVED(), /* 17 - - - - Intel Reserved. Do not use. */
184	IDTE_RESERVED(), /* 18 - - - - Intel Reserved. Do not use. */
185	IDTE_RESERVED(), /* 19 - - - - Intel Reserved. Do not use. */
186	IDTE_RESERVED(), /* 1a - - - - Intel Reserved. Do not use. */
187	IDTE_RESERVED(), /* 1b - - - - Intel Reserved. Do not use. */
188	IDTE_RESERVED(), /* 1c - - - - Intel Reserved. Do not use. */
189	IDTE_RESERVED(), /* 1d - - - - Intel Reserved. Do not use. */
190	IDTE_RESERVED(), /* 1e - - - - Intel Reserved. Do not use. */
191	IDTE_RESERVED(), /* 1f - - - - Intel Reserved. Do not use. */
192	IDTE_INT_GEN(), /* 20 - - I - - User defined Interrupts, external of INT n. */
193	IDTE_INT_GEN(), /* 21 - - I - - User defined Interrupts, external of INT n. */
194	IDTE_INT_GEN(), /* 22 - - I - - User defined Interrupts, external of INT n. */
195	IDTE_INT_GEN(), /* 23 - - I - - User defined Interrupts, external of INT n. */
196	IDTE_INT_GEN(), /* 24 - - I - - User defined Interrupts, external of INT n. */
197	IDTE_INT_GEN(), /* 25 - - I - - User defined Interrupts, external of INT n. */
198	IDTE_INT_GEN(), /* 26 - - I - - User defined Interrupts, external of INT n. */
199	IDTE_INT_GEN(), /* 27 - - I - - User defined Interrupts, external of INT n. */
200	IDTE_INT_GEN(), /* 28 - - I - - User defined Interrupts, external of INT n. */
201	IDTE_INT_GEN(), /* 29 - - I - - User defined Interrupts, external of INT n. */
202	IDTE_INT_GEN(), /* 2a - - I - - User defined Interrupts, external of INT n. */
203	IDTE_INT_GEN(), /* 2b - - I - - User defined Interrupts, external of INT n. */
204	IDTE_INT_GEN(), /* 2c - - I - - User defined Interrupts, external of INT n. */
205	IDTE_INT_GEN(), /* 2d - - I - - User defined Interrupts, external of INT n. */
206	IDTE_INT_GEN(), /* 2e - - I - - User defined Interrupts, external of INT n. */
207	IDTE_INT_GEN(), /* 2f - - I - - User defined Interrupts, external of INT n. */
208	IDTE_INT_GEN(), /* 30 - - I - - User defined Interrupts, external of INT n. */
209	IDTE_INT_GEN(), /* 31 - - I - - User defined Interrupts, external of INT n. */
210	IDTE_INT_GEN(), /* 32 - - I - - User defined Interrupts, external of INT n. */
211	IDTE_INT_GEN(), /* 33 - - I - - User defined Interrupts, external of INT n. */
212	IDTE_INT_GEN(), /* 34 - - I - - User defined Interrupts, external of INT n. */
213	IDTE_INT_GEN(), /* 35 - - I - - User defined Interrupts, external of INT n. */
214	IDTE_INT_GEN(), /* 36 - - I - - User defined Interrupts, external of INT n. */
215	IDTE_INT_GEN(), /* 37 - - I - - User defined Interrupts, external of INT n. */
216	IDTE_INT_GEN(), /* 38 - - I - - User defined Interrupts, external of INT n. */
217	IDTE_INT_GEN(), /* 39 - - I - - User defined Interrupts, external of INT n. */
218	IDTE_INT_GEN(), /* 3a - - I - - User defined Interrupts, external of INT n. */
219	IDTE_INT_GEN(), /* 3b - - I - - User defined Interrupts, external of INT n. */
220	IDTE_INT_GEN(), /* 3c - - I - - User defined Interrupts, external of INT n. */
221	IDTE_INT_GEN(), /* 3d - - I - - User defined Interrupts, external of INT n. */
222	IDTE_INT_GEN(), /* 3e - - I - - User defined Interrupts, external of INT n. */
223	IDTE_INT_GEN(), /* 3f - - I - - User defined Interrupts, external of INT n. */
224	IDTE_INT_GEN(), /* 40 - - I - - User defined Interrupts, external of INT n. */
225	IDTE_INT_GEN(), /* 41 - - I - - User defined Interrupts, external of INT n. */
226	IDTE_INT_GEN(), /* 42 - - I - - User defined Interrupts, external of INT n. */
227	IDTE_INT_GEN(), /* 43 - - I - - User defined Interrupts, external of INT n. */
228	IDTE_INT_GEN(), /* 44 - - I - - User defined Interrupts, external of INT n. */
229	IDTE_INT_GEN(), /* 45 - - I - - User defined Interrupts, external of INT n. */
230	IDTE_INT_GEN(), /* 46 - - I - - User defined Interrupts, external of INT n. */
231	IDTE_INT_GEN(), /* 47 - - I - - User defined Interrupts, external of INT n. */
232	IDTE_INT_GEN(), /* 48 - - I - - User defined Interrupts, external of INT n. */
233	IDTE_INT_GEN(), /* 49 - - I - - User defined Interrupts, external of INT n. */
234	IDTE_INT_GEN(), /* 4a - - I - - User defined Interrupts, external of INT n. */
235	IDTE_INT_GEN(), /* 4b - - I - - User defined Interrupts, external of INT n. */
236	IDTE_INT_GEN(), /* 4c - - I - - User defined Interrupts, external of INT n. */
237	IDTE_INT_GEN(), /* 4d - - I - - User defined Interrupts, external of INT n. */
238	IDTE_INT_GEN(), /* 4e - - I - - User defined Interrupts, external of INT n. */
239	IDTE_INT_GEN(), /* 4f - - I - - User defined Interrupts, external of INT n. */
240	IDTE_INT_GEN(), /* 50 - - I - - User defined Interrupts, external of INT n. */
241	IDTE_INT_GEN(), /* 51 - - I - - User defined Interrupts, external of INT n. */
242	IDTE_INT_GEN(), /* 52 - - I - - User defined Interrupts, external of INT n. */
243	IDTE_INT_GEN(), /* 53 - - I - - User defined Interrupts, external of INT n. */
244	IDTE_INT_GEN(), /* 54 - - I - - User defined Interrupts, external of INT n. */
245	IDTE_INT_GEN(), /* 55 - - I - - User defined Interrupts, external of INT n. */
246	IDTE_INT_GEN(), /* 56 - - I - - User defined Interrupts, external of INT n. */
247	IDTE_INT_GEN(), /* 57 - - I - - User defined Interrupts, external of INT n. */
248	IDTE_INT_GEN(), /* 58 - - I - - User defined Interrupts, external of INT n. */
249	IDTE_INT_GEN(), /* 59 - - I - - User defined Interrupts, external of INT n. */
250	IDTE_INT_GEN(), /* 5a - - I - - User defined Interrupts, external of INT n. */
251	IDTE_INT_GEN(), /* 5b - - I - - User defined Interrupts, external of INT n. */
252	IDTE_INT_GEN(), /* 5c - - I - - User defined Interrupts, external of INT n. */
253	IDTE_INT_GEN(), /* 5d - - I - - User defined Interrupts, external of INT n. */
254	IDTE_INT_GEN(), /* 5e - - I - - User defined Interrupts, external of INT n. */
255	IDTE_INT_GEN(), /* 5f - - I - - User defined Interrupts, external of INT n. */
256	IDTE_INT_GEN(), /* 60 - - I - - User defined Interrupts, external of INT n. */
257	IDTE_INT_GEN(), /* 61 - - I - - User defined Interrupts, external of INT n. */
258	IDTE_INT_GEN(), /* 62 - - I - - User defined Interrupts, external of INT n. */
259	IDTE_INT_GEN(), /* 63 - - I - - User defined Interrupts, external of INT n. */
260	IDTE_INT_GEN(), /* 64 - - I - - User defined Interrupts, external of INT n. */
261	IDTE_INT_GEN(), /* 65 - - I - - User defined Interrupts, external of INT n. */
262	IDTE_INT_GEN(), /* 66 - - I - - User defined Interrupts, external of INT n. */
263	IDTE_INT_GEN(), /* 67 - - I - - User defined Interrupts, external of INT n. */
264	IDTE_INT_GEN(), /* 68 - - I - - User defined Interrupts, external of INT n. */
265	IDTE_INT_GEN(), /* 69 - - I - - User defined Interrupts, external of INT n. */
266	IDTE_INT_GEN(), /* 6a - - I - - User defined Interrupts, external of INT n. */
267	IDTE_INT_GEN(), /* 6b - - I - - User defined Interrupts, external of INT n. */
268	IDTE_INT_GEN(), /* 6c - - I - - User defined Interrupts, external of INT n. */
269	IDTE_INT_GEN(), /* 6d - - I - - User defined Interrupts, external of INT n. */
270	IDTE_INT_GEN(), /* 6e - - I - - User defined Interrupts, external of INT n. */
271	IDTE_INT_GEN(), /* 6f - - I - - User defined Interrupts, external of INT n. */
272	IDTE_INT_GEN(), /* 70 - - I - - User defined Interrupts, external of INT n. */
273	IDTE_INT_GEN(), /* 71 - - I - - User defined Interrupts, external of INT n. */
274	IDTE_INT_GEN(), /* 72 - - I - - User defined Interrupts, external of INT n. */
275	IDTE_INT_GEN(), /* 73 - - I - - User defined Interrupts, external of INT n. */
276	IDTE_INT_GEN(), /* 74 - - I - - User defined Interrupts, external of INT n. */
277	IDTE_INT_GEN(), /* 75 - - I - - User defined Interrupts, external of INT n. */
278	IDTE_INT_GEN(), /* 76 - - I - - User defined Interrupts, external of INT n. */
279	IDTE_INT_GEN(), /* 77 - - I - - User defined Interrupts, external of INT n. */
280	IDTE_INT_GEN(), /* 78 - - I - - User defined Interrupts, external of INT n. */
281	IDTE_INT_GEN(), /* 79 - - I - - User defined Interrupts, external of INT n. */
282	IDTE_INT_GEN(), /* 7a - - I - - User defined Interrupts, external of INT n. */
283	IDTE_INT_GEN(), /* 7b - - I - - User defined Interrupts, external of INT n. */
284	IDTE_INT_GEN(), /* 7c - - I - - User defined Interrupts, external of INT n. */
285	IDTE_INT_GEN(), /* 7d - - I - - User defined Interrupts, external of INT n. */
286	IDTE_INT_GEN(), /* 7e - - I - - User defined Interrupts, external of INT n. */
287	IDTE_INT_GEN(), /* 7f - - I - - User defined Interrupts, external of INT n. */
288	IDTE_INT_GEN(), /* 80 - - I - - User defined Interrupts, external of INT n. */
289	IDTE_INT_GEN(), /* 81 - - I - - User defined Interrupts, external of INT n. */
290	IDTE_INT_GEN(), /* 82 - - I - - User defined Interrupts, external of INT n. */
291	IDTE_INT_GEN(), /* 83 - - I - - User defined Interrupts, external of INT n. */
292	IDTE_INT_GEN(), /* 84 - - I - - User defined Interrupts, external of INT n. */
293	IDTE_INT_GEN(), /* 85 - - I - - User defined Interrupts, external of INT n. */
294	IDTE_INT_GEN(), /* 86 - - I - - User defined Interrupts, external of INT n. */
295	IDTE_INT_GEN(), /* 87 - - I - - User defined Interrupts, external of INT n. */
296	IDTE_INT_GEN(), /* 88 - - I - - User defined Interrupts, external of INT n. */
297	IDTE_INT_GEN(), /* 89 - - I - - User defined Interrupts, external of INT n. */
298	IDTE_INT_GEN(), /* 8a - - I - - User defined Interrupts, external of INT n. */
299	IDTE_INT_GEN(), /* 8b - - I - - User defined Interrupts, external of INT n. */
300	IDTE_INT_GEN(), /* 8c - - I - - User defined Interrupts, external of INT n. */
301	IDTE_INT_GEN(), /* 8d - - I - - User defined Interrupts, external of INT n. */
302	IDTE_INT_GEN(), /* 8e - - I - - User defined Interrupts, external of INT n. */
303	IDTE_INT_GEN(), /* 8f - - I - - User defined Interrupts, external of INT n. */
304	IDTE_INT_GEN(), /* 90 - - I - - User defined Interrupts, external of INT n. */
305	IDTE_INT_GEN(), /* 91 - - I - - User defined Interrupts, external of INT n. */
306	IDTE_INT_GEN(), /* 92 - - I - - User defined Interrupts, external of INT n. */
307	IDTE_INT_GEN(), /* 93 - - I - - User defined Interrupts, external of INT n. */
308	IDTE_INT_GEN(), /* 94 - - I - - User defined Interrupts, external of INT n. */
309	IDTE_INT_GEN(), /* 95 - - I - - User defined Interrupts, external of INT n. */
310	IDTE_INT_GEN(), /* 96 - - I - - User defined Interrupts, external of INT n. */
311	IDTE_INT_GEN(), /* 97 - - I - - User defined Interrupts, external of INT n. */
312	IDTE_INT_GEN(), /* 98 - - I - - User defined Interrupts, external of INT n. */
313	IDTE_INT_GEN(), /* 99 - - I - - User defined Interrupts, external of INT n. */
314	IDTE_INT_GEN(), /* 9a - - I - - User defined Interrupts, external of INT n. */
315	IDTE_INT_GEN(), /* 9b - - I - - User defined Interrupts, external of INT n. */
316	IDTE_INT_GEN(), /* 9c - - I - - User defined Interrupts, external of INT n. */
317	IDTE_INT_GEN(), /* 9d - - I - - User defined Interrupts, external of INT n. */
318	IDTE_INT_GEN(), /* 9e - - I - - User defined Interrupts, external of INT n. */
319	IDTE_INT_GEN(), /* 9f - - I - - User defined Interrupts, external of INT n. */
320	IDTE_INT_GEN(), /* a0 - - I - - User defined Interrupts, external of INT n. */
321	IDTE_INT_GEN(), /* a1 - - I - - User defined Interrupts, external of INT n. */
322	IDTE_INT_GEN(), /* a2 - - I - - User defined Interrupts, external of INT n. */
323	IDTE_INT_GEN(), /* a3 - - I - - User defined Interrupts, external of INT n. */
324	IDTE_INT_GEN(), /* a4 - - I - - User defined Interrupts, external of INT n. */
325	IDTE_INT_GEN(), /* a5 - - I - - User defined Interrupts, external of INT n. */
326	IDTE_INT_GEN(), /* a6 - - I - - User defined Interrupts, external of INT n. */
327	IDTE_INT_GEN(), /* a7 - - I - - User defined Interrupts, external of INT n. */
328	IDTE_INT_GEN(), /* a8 - - I - - User defined Interrupts, external of INT n. */
329	IDTE_INT_GEN(), /* a9 - - I - - User defined Interrupts, external of INT n. */
330	IDTE_INT_GEN(), /* aa - - I - - User defined Interrupts, external of INT n. */
331	IDTE_INT_GEN(), /* ab - - I - - User defined Interrupts, external of INT n. */
332	IDTE_INT_GEN(), /* ac - - I - - User defined Interrupts, external of INT n. */
333	IDTE_INT_GEN(), /* ad - - I - - User defined Interrupts, external of INT n. */
334	IDTE_INT_GEN(), /* ae - - I - - User defined Interrupts, external of INT n. */
335	IDTE_INT_GEN(), /* af - - I - - User defined Interrupts, external of INT n. */
336	IDTE_INT_GEN(), /* b0 - - I - - User defined Interrupts, external of INT n. */
337	IDTE_INT_GEN(), /* b1 - - I - - User defined Interrupts, external of INT n. */
338	IDTE_INT_GEN(), /* b2 - - I - - User defined Interrupts, external of INT n. */
339	IDTE_INT_GEN(), /* b3 - - I - - User defined Interrupts, external of INT n. */
340	IDTE_INT_GEN(), /* b4 - - I - - User defined Interrupts, external of INT n. */
341	IDTE_INT_GEN(), /* b5 - - I - - User defined Interrupts, external of INT n. */
342	IDTE_INT_GEN(), /* b6 - - I - - User defined Interrupts, external of INT n. */
343	IDTE_INT_GEN(), /* b7 - - I - - User defined Interrupts, external of INT n. */
344	IDTE_INT_GEN(), /* b8 - - I - - User defined Interrupts, external of INT n. */
345	IDTE_INT_GEN(), /* b9 - - I - - User defined Interrupts, external of INT n. */
346	IDTE_INT_GEN(), /* ba - - I - - User defined Interrupts, external of INT n. */
347	IDTE_INT_GEN(), /* bb - - I - - User defined Interrupts, external of INT n. */
348	IDTE_INT_GEN(), /* bc - - I - - User defined Interrupts, external of INT n. */
349	IDTE_INT_GEN(), /* bd - - I - - User defined Interrupts, external of INT n. */
350	IDTE_INT_GEN(), /* be - - I - - User defined Interrupts, external of INT n. */
351	IDTE_INT_GEN(), /* bf - - I - - User defined Interrupts, external of INT n. */
352	IDTE_INT_GEN(), /* c0 - - I - - User defined Interrupts, external of INT n. */
353	IDTE_INT_GEN(), /* c1 - - I - - User defined Interrupts, external of INT n. */
354	IDTE_INT_GEN(), /* c2 - - I - - User defined Interrupts, external of INT n. */
355	IDTE_INT_GEN(), /* c3 - - I - - User defined Interrupts, external of INT n. */
356	IDTE_INT_GEN(), /* c4 - - I - - User defined Interrupts, external of INT n. */
357	IDTE_INT_GEN(), /* c5 - - I - - User defined Interrupts, external of INT n. */
358	IDTE_INT_GEN(), /* c6 - - I - - User defined Interrupts, external of INT n. */
359	IDTE_INT_GEN(), /* c7 - - I - - User defined Interrupts, external of INT n. */
360	IDTE_INT_GEN(), /* c8 - - I - - User defined Interrupts, external of INT n. */
361	IDTE_INT_GEN(), /* c9 - - I - - User defined Interrupts, external of INT n. */
362	IDTE_INT_GEN(), /* ca - - I - - User defined Interrupts, external of INT n. */
363	IDTE_INT_GEN(), /* cb - - I - - User defined Interrupts, external of INT n. */
364	IDTE_INT_GEN(), /* cc - - I - - User defined Interrupts, external of INT n. */
365	IDTE_INT_GEN(), /* cd - - I - - User defined Interrupts, external of INT n. */
366	IDTE_INT_GEN(), /* ce - - I - - User defined Interrupts, external of INT n. */
367	IDTE_INT_GEN(), /* cf - - I - - User defined Interrupts, external of INT n. */
368	IDTE_INT_GEN(), /* d0 - - I - - User defined Interrupts, external of INT n. */
369	IDTE_INT_GEN(), /* d1 - - I - - User defined Interrupts, external of INT n. */
370	IDTE_INT_GEN(), /* d2 - - I - - User defined Interrupts, external of INT n. */
371	IDTE_INT_GEN(), /* d3 - - I - - User defined Interrupts, external of INT n. */
372	IDTE_INT_GEN(), /* d4 - - I - - User defined Interrupts, external of INT n. */
373	IDTE_INT_GEN(), /* d5 - - I - - User defined Interrupts, external of INT n. */
374	IDTE_INT_GEN(), /* d6 - - I - - User defined Interrupts, external of INT n. */
375	IDTE_INT_GEN(), /* d7 - - I - - User defined Interrupts, external of INT n. */
376	IDTE_INT_GEN(), /* d8 - - I - - User defined Interrupts, external of INT n. */
377	IDTE_INT_GEN(), /* d9 - - I - - User defined Interrupts, external of INT n. */
378	IDTE_INT_GEN(), /* da - - I - - User defined Interrupts, external of INT n. */
379	IDTE_INT_GEN(), /* db - - I - - User defined Interrupts, external of INT n. */
380	IDTE_INT_GEN(), /* dc - - I - - User defined Interrupts, external of INT n. */
381	IDTE_INT_GEN(), /* dd - - I - - User defined Interrupts, external of INT n. */
382	IDTE_INT_GEN(), /* de - - I - - User defined Interrupts, external of INT n. */
383	IDTE_INT_GEN(), /* df - - I - - User defined Interrupts, external of INT n. */
384	IDTE_INT_GEN(), /* e0 - - I - - User defined Interrupts, external of INT n. */
385	IDTE_INT_GEN(), /* e1 - - I - - User defined Interrupts, external of INT n. */
386	IDTE_INT_GEN(), /* e2 - - I - - User defined Interrupts, external of INT n. */
387	IDTE_INT_GEN(), /* e3 - - I - - User defined Interrupts, external of INT n. */
388	IDTE_INT_GEN(), /* e4 - - I - - User defined Interrupts, external of INT n. */
389	IDTE_INT_GEN(), /* e5 - - I - - User defined Interrupts, external of INT n. */
390	IDTE_INT_GEN(), /* e6 - - I - - User defined Interrupts, external of INT n. */
391	IDTE_INT_GEN(), /* e7 - - I - - User defined Interrupts, external of INT n. */
392	IDTE_INT_GEN(), /* e8 - - I - - User defined Interrupts, external of INT n. */
393	IDTE_INT_GEN(), /* e9 - - I - - User defined Interrupts, external of INT n. */
394	IDTE_INT_GEN(), /* ea - - I - - User defined Interrupts, external of INT n. */
395	IDTE_INT_GEN(), /* eb - - I - - User defined Interrupts, external of INT n. */
396	IDTE_INT_GEN(), /* ec - - I - - User defined Interrupts, external of INT n. */
397	IDTE_INT_GEN(), /* ed - - I - - User defined Interrupts, external of INT n. */
398	IDTE_INT_GEN(), /* ee - - I - - User defined Interrupts, external of INT n. */
399	IDTE_INT_GEN(), /* ef - - I - - User defined Interrupts, external of INT n. */
400	IDTE_INT_GEN(), /* f0 - - I - - User defined Interrupts, external of INT n. */
401	IDTE_INT_GEN(), /* f1 - - I - - User defined Interrupts, external of INT n. */
402	IDTE_INT_GEN(), /* f2 - - I - - User defined Interrupts, external of INT n. */
403	IDTE_INT_GEN(), /* f3 - - I - - User defined Interrupts, external of INT n. */
404	IDTE_INT_GEN(), /* f4 - - I - - User defined Interrupts, external of INT n. */
405	IDTE_INT_GEN(), /* f5 - - I - - User defined Interrupts, external of INT n. */
406	IDTE_INT_GEN(), /* f6 - - I - - User defined Interrupts, external of INT n. */
407	IDTE_INT_GEN(), /* f7 - - I - - User defined Interrupts, external of INT n. */
408	IDTE_INT_GEN(), /* f8 - - I - - User defined Interrupts, external of INT n. */
409	IDTE_INT_GEN(), /* f9 - - I - - User defined Interrupts, external of INT n. */
410	IDTE_INT_GEN(), /* fa - - I - - User defined Interrupts, external of INT n. */
411	IDTE_INT_GEN(), /* fb - - I - - User defined Interrupts, external of INT n. */
412	IDTE_INT_GEN(), /* fc - - I - - User defined Interrupts, external of INT n. */
413	IDTE_INT_GEN(), /* fd - - I - - User defined Interrupts, external of INT n. */
414	IDTE_INT_GEN(), /* fe - - I - - User defined Interrupts, external of INT n. */
415	IDTE_INT_GEN(), /* ff - - I - - User defined Interrupts, external of INT n. */
416	#undef IDTE_TRAP
417	#undef IDTE_TRAP_GEN
418	#undef IDTE_INT
419	#undef IDTE_INT_GEN
420	#undef IDTE_TASK
421	#undef IDTE_UNUSED
422	#undef IDTE_RESERVED
423	};
424
425
426	/** Enable or disable tracking of Guest's IDT. */
427	#define TRPM_TRACK_GUEST_IDT_CHANGES
428
429	/** Enable or disable tracking of Shadow IDT. */
430	#define TRPM_TRACK_SHADOW_IDT_CHANGES
431
432	/** TRPM saved state version. */
433	#define TRPM_SAVED_STATE_VERSION 9
434	#define TRPM_SAVED_STATE_VERSION_UNI 8 /* SMP support bumped the version */
435
436
437	/*******************************************************************************
438	* Internal Functions *
439	*******************************************************************************/
440	static DECLCALLBACK(int) trpmR3Save(PVM pVM, PSSMHANDLE pSSM);
441	static DECLCALLBACK(int) trpmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
442	static DECLCALLBACK(int) trpmR3GuestIDTWriteHandler(PVM pVM, RTGCPTR GCPtr, void pvPtr, void pvBuf, size_t cbBuf, PGMACCESSTYPE enmAccessType, void *pvUser);
443
444
445	/**
446	* Initializes the Trap Manager
447	*
448	* @returns VBox status code.
449	* @param pVM The VM to operate on.
450	*/
451	VMMR3DECL(int) TRPMR3Init(PVM pVM)
452	{
453	LogFlow(("TRPMR3Init\n"));
454
455	/*
456	* Assert sizes and alignments.
457	*/
458	AssertRelease(!(RT_OFFSETOF(VM, trpm.s) & 31));
459	AssertRelease(!(RT_OFFSETOF(VM, trpm.s.aIdt) & 15));
460	AssertRelease(sizeof(pVM->trpm.s) <= sizeof(pVM->trpm.padding));
461	AssertRelease(RT_ELEMENTS(pVM->trpm.s.aGuestTrapHandler) == sizeof(pVM->trpm.s.au32IdtPatched)*8);
462
463	/*
464	* Initialize members.
465	*/
466	pVM->trpm.s.offVM = RT_OFFSETOF(VM, trpm);
467	pVM->trpm.s.offTRPMCPU = RT_OFFSETOF(VM, aCpus[0].trpm) - RT_OFFSETOF(VM, trpm);
468
469	for (VMCPUID i = 0; i < pVM->cCpus; i++)
470	{
471	PVMCPU pVCpu = &pVM->aCpus[i];
472
473	pVCpu->trpm.s.offVM = RT_OFFSETOF(VM, aCpus[i].trpm);
474	pVCpu->trpm.s.offVMCpu = RT_OFFSETOF(VMCPU, trpm);
475	pVCpu->trpm.s.uActiveVector = ~0;
476	}
477
478	pVM->trpm.s.GuestIdtr.pIdt = RTRCPTR_MAX;
479	pVM->trpm.s.pvMonShwIdtRC = RTRCPTR_MAX;
480	pVM->trpm.s.fDisableMonitoring = false;
481	pVM->trpm.s.fSafeToDropGuestIDTMonitoring = false;
482
483	/*
484	* Read the configuration (if any).
485	*/
486	PCFGMNODE pTRPMNode = CFGMR3GetChild(CFGMR3GetRoot(pVM), "TRPM");
487	if (pTRPMNode)
488	{
489	bool f;
490	int rc = CFGMR3QueryBool(pTRPMNode, "SafeToDropGuestIDTMonitoring", &f);
491	if (RT_SUCCESS(rc))
492	pVM->trpm.s.fSafeToDropGuestIDTMonitoring = f;
493	}
494
495	/* write config summary to log */
496	if (pVM->trpm.s.fSafeToDropGuestIDTMonitoring)
497	LogRel(("TRPM: Dropping Guest IDT Monitoring.\n"));
498
499	/*
500	* Initialize the IDT.
501	* The handler addresses will be set in the TRPMR3Relocate() function.
502	*/
503	Assert(sizeof(pVM->trpm.s.aIdt) == sizeof(g_aIdt));
504	memcpy(&pVM->trpm.s.aIdt[0], &g_aIdt[0], sizeof(pVM->trpm.s.aIdt));
505
506	/*
507	* Register the saved state data unit.
508	*/
509	int rc = SSMR3RegisterInternal(pVM, "trpm", 1, TRPM_SAVED_STATE_VERSION, sizeof(TRPM),
510	NULL, NULL, NULL,
511	NULL, trpmR3Save, NULL,
512	NULL, trpmR3Load, NULL);
513	if (RT_FAILURE(rc))
514	return rc;
515
516	/*
517	* Statistics.
518	*/
519	STAM_REG(pVM, &pVM->trpm.s.StatRCWriteGuestIDTFault, STAMTYPE_COUNTER, "/TRPM/RC/IDTWritesFault", STAMUNIT_OCCURENCES, "Guest IDT writes the we returned to R3 to handle.");
520	STAM_REG(pVM, &pVM->trpm.s.StatRCWriteGuestIDTHandled, STAMTYPE_COUNTER, "/TRPM/RC/IDTWritesHandled", STAMUNIT_OCCURENCES, "Guest IDT writes that we handled successfully.");
521	STAM_REG(pVM, &pVM->trpm.s.StatSyncIDT, STAMTYPE_PROFILE, "/PROF/TRPM/SyncIDT", STAMUNIT_TICKS_PER_CALL, "Profiling of TRPMR3SyncIDT().");
522
523	/* traps */
524	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x00], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/00", STAMUNIT_TICKS_PER_CALL, "#DE - Divide error.");
525	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x01], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/01", STAMUNIT_TICKS_PER_CALL, "#DB - Debug (single step and more).");
526	//STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x02], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/02", STAMUNIT_TICKS_PER_CALL, "NMI");
527	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x03], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/03", STAMUNIT_TICKS_PER_CALL, "#BP - Breakpoint.");
528	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x04], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/04", STAMUNIT_TICKS_PER_CALL, "#OF - Overflow.");
529	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x05], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/05", STAMUNIT_TICKS_PER_CALL, "#BR - Bound range exceeded.");
530	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x06], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/06", STAMUNIT_TICKS_PER_CALL, "#UD - Undefined opcode.");
531	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x07], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/07", STAMUNIT_TICKS_PER_CALL, "#NM - Device not available (FPU).");
532	//STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x08], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/08", STAMUNIT_TICKS_PER_CALL, "#DF - Double fault.");
533	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x09], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/09", STAMUNIT_TICKS_PER_CALL, "#?? - Coprocessor segment overrun (obsolete).");
534	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x0a], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/0a", STAMUNIT_TICKS_PER_CALL, "#TS - Task switch fault.");
535	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x0b], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/0b", STAMUNIT_TICKS_PER_CALL, "#NP - Segemnt not present.");
536	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x0c], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/0c", STAMUNIT_TICKS_PER_CALL, "#SS - Stack segment fault.");
537	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x0d], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/0d", STAMUNIT_TICKS_PER_CALL, "#GP - General protection fault.");
538	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x0e], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/0e", STAMUNIT_TICKS_PER_CALL, "#PF - Page fault.");
539	//STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x0f], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/0f", STAMUNIT_TICKS_PER_CALL, "Reserved.");
540	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x10], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/10", STAMUNIT_TICKS_PER_CALL, "#MF - Math fault..");
541	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x11], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/11", STAMUNIT_TICKS_PER_CALL, "#AC - Alignment check.");
542	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x12], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/12", STAMUNIT_TICKS_PER_CALL, "#MC - Machine check.");
543	STAM_REG(pVM, &pVM->trpm.s.aStatGCTraps[0x13], STAMTYPE_PROFILE_ADV, "/TRPM/GC/Traps/13", STAMUNIT_TICKS_PER_CALL, "#XF - SIMD Floating-Point Exception.");
544
545	#ifdef VBOX_WITH_STATISTICS
546	rc = MMHyperAlloc(pVM, sizeof(STAMCOUNTER) * 255, 8, MM_TAG_STAM, (void **)&pVM->trpm.s.paStatForwardedIRQR3);
547	AssertRCReturn(rc, rc);
548	pVM->trpm.s.paStatForwardedIRQRC = MMHyperR3ToRC(pVM, pVM->trpm.s.paStatForwardedIRQR3);
549	pVM->trpm.s.paStatForwardedIRQR0 = MMHyperR3ToR0(pVM, pVM->trpm.s.paStatForwardedIRQR3);
550	for (unsigned i = 0; i < 255; i++)
551	STAMR3RegisterF(pVM, &pVM->trpm.s.paStatForwardedIRQR3[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, "Forwarded interrupts.",
552	i < 0x20 ? "/TRPM/ForwardRaw/TRAP/%02X" : "/TRPM/ForwardRaw/IRQ/%02X", i);
553	#endif
554
555	STAM_REG(pVM, &pVM->trpm.s.StatForwardProfR3, STAMTYPE_PROFILE_ADV, "/TRPM/ForwardRaw/ProfR3", STAMUNIT_TICKS_PER_CALL, "Profiling TRPMForwardTrap.");
556	STAM_REG(pVM, &pVM->trpm.s.StatForwardProfRZ, STAMTYPE_PROFILE_ADV, "/TRPM/ForwardRaw/ProfRZ", STAMUNIT_TICKS_PER_CALL, "Profiling TRPMForwardTrap.");
557	STAM_REG(pVM, &pVM->trpm.s.StatForwardFailNoHandler, STAMTYPE_COUNTER, "/TRPM/ForwardRaw/FailNoHandler", STAMUNIT_OCCURENCES,"Failure to forward interrupt in raw mode.");
558	STAM_REG(pVM, &pVM->trpm.s.StatForwardFailPatchAddr, STAMTYPE_COUNTER, "/TRPM/ForwardRaw/FailPatchAddr", STAMUNIT_OCCURENCES,"Failure to forward interrupt in raw mode.");
559	STAM_REG(pVM, &pVM->trpm.s.StatForwardFailR3, STAMTYPE_COUNTER, "/TRPM/ForwardRaw/FailR3", STAMUNIT_OCCURENCES, "Failure to forward interrupt in raw mode.");
560	STAM_REG(pVM, &pVM->trpm.s.StatForwardFailRZ, STAMTYPE_COUNTER, "/TRPM/ForwardRaw/FailRZ", STAMUNIT_OCCURENCES, "Failure to forward interrupt in raw mode.");
561
562	STAM_REG(pVM, &pVM->trpm.s.StatTrap0dDisasm, STAMTYPE_PROFILE, "/TRPM/RC/Traps/0d/Disasm", STAMUNIT_TICKS_PER_CALL, "Profiling disassembly part of trpmGCTrap0dHandler.");
563	STAM_REG(pVM, &pVM->trpm.s.StatTrap0dRdTsc, STAMTYPE_COUNTER, "/TRPM/RC/Traps/0d/RdTsc", STAMUNIT_OCCURENCES, "Number of RDTSC #GPs.");
564
565	/*
566	* Default action when entering raw mode for the first time
567	*/
568	PVMCPU pVCpu = &pVM->aCpus[0]; /* raw mode implies on VCPU */
569	VMCPU_FF_SET(pVCpu, VMCPU_FF_TRPM_SYNC_IDT);
570	return 0;
571	}
572
573
574	/**
575	* Applies relocations to data and code managed by this component.
576	*
577	* This function will be called at init and whenever the VMM need
578	* to relocate itself inside the GC.
579	*
580	* @param pVM The VM handle.
581	* @param offDelta Relocation delta relative to old location.
582	*/
583	VMMR3DECL(void) TRPMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
584	{
585	/* Only applies to raw mode which supports only 1 VCPU. */
586	PVMCPU pVCpu = &pVM->aCpus[0];
587
588	LogFlow(("TRPMR3Relocate\n"));
589	/*
590	* Get the trap handler addresses.
591	*
592	* If VMMGC.gc is screwed, so are we. We'll assert here since it elsewise
593	* would make init order impossible if we should assert the presence of these
594	* exports in TRPMR3Init().
595	*/
596	RTRCPTR aRCPtrs[TRPM_HANDLER_MAX];
597	RT_ZERO(aRCPtrs);
598	int rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "TRPMGCHandlerInterupt", &aRCPtrs[TRPM_HANDLER_INT]);
599	AssertReleaseMsgRC(rc, ("Couldn't find TRPMGCHandlerInterupt in VMMGC.gc!\n"));
600
601	rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "TRPMGCHandlerGeneric", &aRCPtrs[TRPM_HANDLER_TRAP]);
602	AssertReleaseMsgRC(rc, ("Couldn't find TRPMGCHandlerGeneric in VMMGC.gc!\n"));
603
604	rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "TRPMGCHandlerTrap08", &aRCPtrs[TRPM_HANDLER_TRAP_08]);
605	AssertReleaseMsgRC(rc, ("Couldn't find TRPMGCHandlerTrap08 in VMMGC.gc!\n"));
606
607	rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "TRPMGCHandlerTrap12", &aRCPtrs[TRPM_HANDLER_TRAP_12]);
608	AssertReleaseMsgRC(rc, ("Couldn't find TRPMGCHandlerTrap12 in VMMGC.gc!\n"));
609
610	RTSEL SelCS = CPUMGetHyperCS(pVCpu);
611
612	/*
613	* Iterate the idt and set the addresses.
614	*/
615	PVBOXIDTE pIdte = &pVM->trpm.s.aIdt[0];
616	PVBOXIDTE_GENERIC pIdteTemplate = &g_aIdt[0];
617	for (unsigned i = 0; i < RT_ELEMENTS(pVM->trpm.s.aIdt); i++, pIdte++, pIdteTemplate++)
618	{
619	if ( pIdte->Gen.u1Present
620	&& !ASMBitTest(&pVM->trpm.s.au32IdtPatched[0], i)
621	)
622	{
623	Assert(pIdteTemplate->u16OffsetLow < TRPM_HANDLER_MAX);
624	RTGCPTR Offset = aRCPtrs[pIdteTemplate->u16OffsetLow];
625	switch (pIdteTemplate->u16OffsetLow)
626	{
627	/*
628	* Generic handlers have different entrypoints for each possible
629	* vector number. These entrypoints makes a sort of an array with
630	* 8 byte entries where the vector number is the index.
631	* See TRPMGCHandlersA.asm for details.
632	*/
633	case TRPM_HANDLER_INT:
634	case TRPM_HANDLER_TRAP:
635	Offset += i * 8;
636	break;
637	case TRPM_HANDLER_TRAP_12:
638	break;
639	case TRPM_HANDLER_TRAP_08:
640	/* Handle #DF Task Gate in special way. */
641	pIdte->Gen.u16SegSel = SELMGetTrap8Selector(pVM);
642	pIdte->Gen.u16OffsetLow = 0;
643	pIdte->Gen.u16OffsetHigh = 0;
644	SELMSetTrap8EIP(pVM, Offset);
645	continue;
646	}
647	/* (non-task gates only ) */
648	pIdte->Gen.u16OffsetLow = Offset & 0xffff;
649	pIdte->Gen.u16OffsetHigh = Offset >> 16;
650	pIdte->Gen.u16SegSel = SelCS;
651	}
652	}
653
654	/*
655	* Update IDTR (limit is including!).
656	*/
657	CPUMSetHyperIDTR(pVCpu, VM_RC_ADDR(pVM, &pVM->trpm.s.aIdt[0]), sizeof(pVM->trpm.s.aIdt)-1);
658
659	if (!pVM->trpm.s.fDisableMonitoring)
660	{
661	#ifdef TRPM_TRACK_SHADOW_IDT_CHANGES
662	if (pVM->trpm.s.pvMonShwIdtRC != RTRCPTR_MAX)
663	{
664	rc = PGMHandlerVirtualDeregister(pVM, pVM->trpm.s.pvMonShwIdtRC);
665	AssertRC(rc);
666	}
667	pVM->trpm.s.pvMonShwIdtRC = VM_RC_ADDR(pVM, &pVM->trpm.s.aIdt[0]);
668	rc = PGMR3HandlerVirtualRegister(pVM, PGMVIRTHANDLERTYPE_HYPERVISOR, pVM->trpm.s.pvMonShwIdtRC, pVM->trpm.s.pvMonShwIdtRC + sizeof(pVM->trpm.s.aIdt) - 1,
669	0, 0, "trpmRCShadowIDTWriteHandler", 0, "Shadow IDT write access handler");
670	AssertRC(rc);
671	#endif
672	}
673
674	/* Relocate IDT handlers for forwarding guest traps/interrupts. */
675	for (uint32_t iTrap = 0; iTrap < RT_ELEMENTS(pVM->trpm.s.aGuestTrapHandler); iTrap++)
676	{
677	if (pVM->trpm.s.aGuestTrapHandler[iTrap] != TRPM_INVALID_HANDLER)
678	{
679	Log(("TRPMR3Relocate: iGate=%2X Handler %RRv -> %RRv\n", iTrap, pVM->trpm.s.aGuestTrapHandler[iTrap], pVM->trpm.s.aGuestTrapHandler[iTrap] + offDelta));
680	pVM->trpm.s.aGuestTrapHandler[iTrap] += offDelta;
681	}
682
683	if (ASMBitTest(&pVM->trpm.s.au32IdtPatched[0], iTrap))
684	{
685	PVBOXIDTE pIdteCur = &pVM->trpm.s.aIdt[iTrap];
686	RTGCPTR pHandler = VBOXIDTE_OFFSET(*pIdteCur);
687
688	Log(("TRPMR3Relocate: *iGate=%2X Handler %RGv -> %RGv\n", iTrap, pHandler, pHandler + offDelta));
689	pHandler += offDelta;
690
691	pIdteCur->Gen.u16OffsetHigh = pHandler >> 16;
692	pIdteCur->Gen.u16OffsetLow = pHandler & 0xFFFF;
693	}
694	}
695
696	#ifdef VBOX_WITH_STATISTICS
697	pVM->trpm.s.paStatForwardedIRQRC += offDelta;
698	pVM->trpm.s.paStatForwardedIRQR0 = MMHyperR3ToR0(pVM, pVM->trpm.s.paStatForwardedIRQR3);
699	#endif
700	}
701
702
703	/**
704	* Terminates the Trap Manager
705	*
706	* @returns VBox status code.
707	* @param pVM The VM to operate on.
708	*/
709	VMMR3DECL(int) TRPMR3Term(PVM pVM)
710	{
711	NOREF(pVM);
712	return 0;
713	}
714
715
716	/**
717	* Resets a virtual CPU.
718	*
719	* Used by TRPMR3Reset and CPU hot plugging.
720	*
721	* @param pVCpu The virtual CPU handle.
722	*/
723	VMMR3DECL(void) TRPMR3ResetCpu(PVMCPU pVCpu)
724	{
725	pVCpu->trpm.s.uActiveVector = ~0;
726	}
727
728
729	/**
730	* The VM is being reset.
731	*
732	* For the TRPM component this means that any IDT write monitors
733	* needs to be removed, any pending trap cleared, and the IDT reset.
734	*
735	* @param pVM VM handle.
736	*/
737	VMMR3DECL(void) TRPMR3Reset(PVM pVM)
738	{
739	/*
740	* Deregister any virtual handlers.
741	*/
742	#ifdef TRPM_TRACK_GUEST_IDT_CHANGES
743	if (pVM->trpm.s.GuestIdtr.pIdt != RTRCPTR_MAX)
744	{
745	if (!pVM->trpm.s.fSafeToDropGuestIDTMonitoring)
746	{
747	int rc = PGMHandlerVirtualDeregister(pVM, pVM->trpm.s.GuestIdtr.pIdt);
748	AssertRC(rc);
749	}
750	pVM->trpm.s.GuestIdtr.pIdt = RTRCPTR_MAX;
751	}
752	pVM->trpm.s.GuestIdtr.cbIdt = 0;
753	#endif
754
755	/*
756	* Reinitialize other members calling the relocator to get things right.
757	*/
758	for (VMCPUID i = 0; i < pVM->cCpus; i++)
759	TRPMR3ResetCpu(&pVM->aCpus[i]);
760	memcpy(&pVM->trpm.s.aIdt[0], &g_aIdt[0], sizeof(pVM->trpm.s.aIdt));
761	memset(pVM->trpm.s.aGuestTrapHandler, 0, sizeof(pVM->trpm.s.aGuestTrapHandler));
762	TRPMR3Relocate(pVM, 0);
763
764	/*
765	* Default action when entering raw mode for the first time
766	*/
767	PVMCPU pVCpu = &pVM->aCpus[0]; /* raw mode implies on VCPU */
768	VMCPU_FF_SET(pVCpu, VMCPU_FF_TRPM_SYNC_IDT);
769	}
770
771
772	/**
773	* Execute state save operation.
774	*
775	* @returns VBox status code.
776	* @param pVM VM Handle.
777	* @param pSSM SSM operation handle.
778	*/
779	static DECLCALLBACK(int) trpmR3Save(PVM pVM, PSSMHANDLE pSSM)
780	{
781	PTRPM pTrpm = &pVM->trpm.s;
782	LogFlow(("trpmR3Save:\n"));
783
784	/*
785	* Active and saved traps.
786	*/
787	for (VMCPUID i = 0; i < pVM->cCpus; i++)
788	{
789	PTRPMCPU pTrpmCpu = &pVM->aCpus[i].trpm.s;
790	SSMR3PutUInt(pSSM, pTrpmCpu->uActiveVector);
791	SSMR3PutUInt(pSSM, pTrpmCpu->enmActiveType);
792	SSMR3PutGCUInt(pSSM, pTrpmCpu->uActiveErrorCode);
793	SSMR3PutGCUIntPtr(pSSM, pTrpmCpu->uActiveCR2);
794	SSMR3PutGCUInt(pSSM, pTrpmCpu->uSavedVector);
795	SSMR3PutUInt(pSSM, pTrpmCpu->enmSavedType);
796	SSMR3PutGCUInt(pSSM, pTrpmCpu->uSavedErrorCode);
797	SSMR3PutGCUIntPtr(pSSM, pTrpmCpu->uSavedCR2);
798	SSMR3PutGCUInt(pSSM, pTrpmCpu->uPrevVector);
799	}
800	SSMR3PutBool(pSSM, pTrpm->fDisableMonitoring);
801	PVMCPU pVCpu = &pVM->aCpus[0]; /* raw mode implies 1 VCPU */
802	SSMR3PutUInt(pSSM, VMCPU_FF_ISSET(pVCpu, VMCPU_FF_TRPM_SYNC_IDT));
803	SSMR3PutMem(pSSM, &pTrpm->au32IdtPatched[0], sizeof(pTrpm->au32IdtPatched));
804	SSMR3PutU32(pSSM, ~0); /* separator. */
805
806	/*
807	* Save any trampoline gates.
808	*/
809	for (uint32_t iTrap = 0; iTrap < RT_ELEMENTS(pTrpm->aGuestTrapHandler); iTrap++)
810	{
811	if (pTrpm->aGuestTrapHandler[iTrap])
812	{
813	SSMR3PutU32(pSSM, iTrap);
814	SSMR3PutGCPtr(pSSM, pTrpm->aGuestTrapHandler[iTrap]);
815	SSMR3PutMem(pSSM, &pTrpm->aIdt[iTrap], sizeof(pTrpm->aIdt[iTrap]));
816	}
817	}
818
819	return SSMR3PutU32(pSSM, ~0); /* terminator */
820	}
821
822
823	/**
824	* Execute state load operation.
825	*
826	* @returns VBox status code.
827	* @param pVM VM Handle.
828	* @param pSSM SSM operation handle.
829	* @param uVersion Data layout version.
830	* @param uPass The data pass.
831	*/
832	static DECLCALLBACK(int) trpmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
833	{
834	LogFlow(("trpmR3Load:\n"));
835	Assert(uPass == SSM_PASS_FINAL); NOREF(uPass);
836
837	/*
838	* Validate version.
839	*/
840	if ( uVersion != TRPM_SAVED_STATE_VERSION
841	&& uVersion != TRPM_SAVED_STATE_VERSION_UNI)
842	{
843	AssertMsgFailed(("trpmR3Load: Invalid version uVersion=%d!\n", uVersion));
844	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
845	}
846
847	/*
848	* Call the reset function to kick out any handled gates and other potential trouble.
849	*/
850	TRPMR3Reset(pVM);
851
852	/*
853	* Active and saved traps.
854	*/
855	PTRPM pTrpm = &pVM->trpm.s;
856
857	if (uVersion == TRPM_SAVED_STATE_VERSION)
858	{
859	for (VMCPUID i = 0; i < pVM->cCpus; i++)
860	{
861	PTRPMCPU pTrpmCpu = &pVM->aCpus[i].trpm.s;
862	SSMR3GetUInt(pSSM, &pTrpmCpu->uActiveVector);
863	SSMR3GetUInt(pSSM, (uint32_t *)&pTrpmCpu->enmActiveType);
864	SSMR3GetGCUInt(pSSM, &pTrpmCpu->uActiveErrorCode);
865	SSMR3GetGCUIntPtr(pSSM, &pTrpmCpu->uActiveCR2);
866	SSMR3GetGCUInt(pSSM, &pTrpmCpu->uSavedVector);
867	SSMR3GetUInt(pSSM, (uint32_t *)&pTrpmCpu->enmSavedType);
868	SSMR3GetGCUInt(pSSM, &pTrpmCpu->uSavedErrorCode);
869	SSMR3GetGCUIntPtr(pSSM, &pTrpmCpu->uSavedCR2);
870	SSMR3GetGCUInt(pSSM, &pTrpmCpu->uPrevVector);
871	}
872
873	SSMR3GetBool(pSSM, &pVM->trpm.s.fDisableMonitoring);
874	}
875	else
876	{
877	PTRPMCPU pTrpmCpu = &pVM->aCpus[0].trpm.s;
878	SSMR3GetUInt(pSSM, &pTrpmCpu->uActiveVector);
879	SSMR3GetUInt(pSSM, (uint32_t *)&pTrpmCpu->enmActiveType);
880	SSMR3GetGCUInt(pSSM, &pTrpmCpu->uActiveErrorCode);
881	SSMR3GetGCUIntPtr(pSSM, &pTrpmCpu->uActiveCR2);
882	SSMR3GetGCUInt(pSSM, &pTrpmCpu->uSavedVector);
883	SSMR3GetUInt(pSSM, (uint32_t *)&pTrpmCpu->enmSavedType);
884	SSMR3GetGCUInt(pSSM, &pTrpmCpu->uSavedErrorCode);
885	SSMR3GetGCUIntPtr(pSSM, &pTrpmCpu->uSavedCR2);
886	SSMR3GetGCUInt(pSSM, &pTrpmCpu->uPrevVector);
887
888	RTGCUINT fDisableMonitoring;
889	SSMR3GetGCUInt(pSSM, &fDisableMonitoring);
890	pTrpm->fDisableMonitoring = !!fDisableMonitoring;
891	}
892
893	RTUINT fSyncIDT;
894	int rc = SSMR3GetUInt(pSSM, &fSyncIDT);
895	if (RT_FAILURE(rc))
896	return rc;
897	if (fSyncIDT & ~1)
898	{
899	AssertMsgFailed(("fSyncIDT=%#x\n", fSyncIDT));
900	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
901	}
902	if (fSyncIDT)
903	{
904	PVMCPU pVCpu = &pVM->aCpus[0]; /* raw mode implies 1 VCPU */
905	VMCPU_FF_SET(pVCpu, VMCPU_FF_TRPM_SYNC_IDT);
906	}
907	/* else: cleared by reset call above. */
908
909	SSMR3GetMem(pSSM, &pTrpm->au32IdtPatched[0], sizeof(pTrpm->au32IdtPatched));
910
911	/* check the separator */
912	uint32_t u32Sep;
913	rc = SSMR3GetU32(pSSM, &u32Sep);
914	if (RT_FAILURE(rc))
915	return rc;
916	if (u32Sep != (uint32_t)~0)
917	{
918	AssertMsgFailed(("u32Sep=%#x (first)\n", u32Sep));
919	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
920	}
921
922	/*
923	* Restore any trampoline gates.
924	*/
925	for (;;)
926	{
927	/* gate number / terminator */
928	uint32_t iTrap;
929	rc = SSMR3GetU32(pSSM, &iTrap);
930	if (RT_FAILURE(rc))
931	return rc;
932	if (iTrap == (uint32_t)~0)
933	break;
934	if ( iTrap >= RT_ELEMENTS(pTrpm->aIdt)
935	\|\| pTrpm->aGuestTrapHandler[iTrap])
936	{
937	AssertMsgFailed(("iTrap=%#x\n", iTrap));
938	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
939	}
940
941	/* restore the IDT entry. */
942	RTGCPTR GCPtrHandler;
943	SSMR3GetGCPtr(pSSM, &GCPtrHandler);
944	VBOXIDTE Idte;
945	rc = SSMR3GetMem(pSSM, &Idte, sizeof(Idte));
946	if (RT_FAILURE(rc))
947	return rc;
948	Assert(GCPtrHandler);
949	pTrpm->aIdt[iTrap] = Idte;
950	}
951
952	return VINF_SUCCESS;
953	}
954
955
956	/**
957	* Check if gate handlers were updated
958	* (callback for the VMCPU_FF_TRPM_SYNC_IDT forced action).
959	*
960	* @returns VBox status code.
961	* @param pVM The VM handle.
962	* @param pVCpu The VMCPU handle.
963	*/
964	VMMR3DECL(int) TRPMR3SyncIDT(PVM pVM, PVMCPU pVCpu)
965	{
966	STAM_PROFILE_START(&pVM->trpm.s.StatSyncIDT, a);
967	const bool fRawRing0 = EMIsRawRing0Enabled(pVM);
968	int rc;
969
970	if (pVM->trpm.s.fDisableMonitoring)
971	{
972	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TRPM_SYNC_IDT);
973	return VINF_SUCCESS; /* Nothing to do */
974	}
975
976	if (fRawRing0 && CSAMIsEnabled(pVM))
977	{
978	/* Clear all handlers */
979	Log(("TRPMR3SyncIDT: Clear all trap handlers.\n"));
980	/** @todo inefficient, but simple */
981	for (unsigned iGate = 0; iGate < 256; iGate++)
982	trpmClearGuestTrapHandler(pVM, iGate);
983
984	/* Scan them all (only the first time) */
985	CSAMR3CheckGates(pVM, 0, 256);
986	}
987
988	/*
989	* Get the IDTR.
990	*/
991	VBOXIDTR IDTR;
992	IDTR.pIdt = CPUMGetGuestIDTR(pVCpu, &IDTR.cbIdt);
993	if (!IDTR.cbIdt)
994	{
995	Log(("No IDT entries...\n"));
996	return DBGFSTOP(pVM);
997	}
998
999	#ifdef TRPM_TRACK_GUEST_IDT_CHANGES
1000	/*
1001	* Check if Guest's IDTR has changed.
1002	*/
1003	if ( IDTR.pIdt != pVM->trpm.s.GuestIdtr.pIdt
1004	\|\| IDTR.cbIdt != pVM->trpm.s.GuestIdtr.cbIdt)
1005	{
1006	Log(("TRPMR3UpdateFromCPUM: Guest's IDT is changed to pIdt=%08X cbIdt=%08X\n", IDTR.pIdt, IDTR.cbIdt));
1007	if (!pVM->trpm.s.fSafeToDropGuestIDTMonitoring)
1008	{
1009	/*
1010	* [Re]Register write virtual handler for guest's IDT.
1011	*/
1012	if (pVM->trpm.s.GuestIdtr.pIdt != RTRCPTR_MAX)
1013	{
1014	rc = PGMHandlerVirtualDeregister(pVM, pVM->trpm.s.GuestIdtr.pIdt);
1015	AssertRCReturn(rc, rc);
1016	}
1017	/* limit is including */
1018	rc = PGMR3HandlerVirtualRegister(pVM, PGMVIRTHANDLERTYPE_WRITE, IDTR.pIdt, IDTR.pIdt + IDTR.cbIdt /* already inclusive */,
1019	0, trpmR3GuestIDTWriteHandler, "trpmRCGuestIDTWriteHandler", 0, "Guest IDT write access handler");
1020
1021	if (rc == VERR_PGM_HANDLER_VIRTUAL_CONFLICT)
1022	{
1023	/* Could be a conflict with CSAM */
1024	CSAMR3RemovePage(pVM, IDTR.pIdt);
1025	if (PAGE_ADDRESS(IDTR.pIdt) != PAGE_ADDRESS(IDTR.pIdt + IDTR.cbIdt))
1026	CSAMR3RemovePage(pVM, IDTR.pIdt + IDTR.cbIdt);
1027
1028	rc = PGMR3HandlerVirtualRegister(pVM, PGMVIRTHANDLERTYPE_WRITE, IDTR.pIdt, IDTR.pIdt + IDTR.cbIdt /* already inclusive */,
1029	0, trpmR3GuestIDTWriteHandler, "trpmRCGuestIDTWriteHandler", 0, "Guest IDT write access handler");
1030	}
1031
1032	AssertRCReturn(rc, rc);
1033	}
1034
1035	/* Update saved Guest IDTR. */
1036	pVM->trpm.s.GuestIdtr = IDTR;
1037	}
1038	#endif
1039
1040	/*
1041	* Sync the interrupt gate.
1042	* Should probably check/sync the others too, but for now we'll handle that in #GP.
1043	*/
1044	X86DESC Idte3;
1045	rc = PGMPhysSimpleReadGCPtr(pVCpu, &Idte3, IDTR.pIdt + sizeof(Idte3) * 3, sizeof(Idte3));
1046	if (RT_FAILURE(rc))
1047	{
1048	AssertMsgRC(rc, ("Failed to read IDT[3]! rc=%Rrc\n", rc));
1049	return DBGFSTOP(pVM);
1050	}
1051	AssertRCReturn(rc, rc);
1052	if (fRawRing0)
1053	pVM->trpm.s.aIdt[3].Gen.u2DPL = RT_MAX(Idte3.Gen.u2Dpl, 1);
1054	else
1055	pVM->trpm.s.aIdt[3].Gen.u2DPL = Idte3.Gen.u2Dpl;
1056
1057	/*
1058	* Clear the FF and we're done.
1059	*/
1060	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TRPM_SYNC_IDT);
1061	STAM_PROFILE_STOP(&pVM->trpm.s.StatSyncIDT, a);
1062	return VINF_SUCCESS;
1063	}
1064
1065
1066	/**
1067	* Disable IDT monitoring and syncing
1068	*
1069	* @param pVM The VM to operate on.
1070	*/
1071	VMMR3DECL(void) TRPMR3DisableMonitoring(PVM pVM)
1072	{
1073	/*
1074	* Deregister any virtual handlers.
1075	*/
1076	#ifdef TRPM_TRACK_GUEST_IDT_CHANGES
1077	if (pVM->trpm.s.GuestIdtr.pIdt != RTRCPTR_MAX)
1078	{
1079	if (!pVM->trpm.s.fSafeToDropGuestIDTMonitoring)
1080	{
1081	int rc = PGMHandlerVirtualDeregister(pVM, pVM->trpm.s.GuestIdtr.pIdt);
1082	AssertRC(rc);
1083	}
1084	pVM->trpm.s.GuestIdtr.pIdt = RTRCPTR_MAX;
1085	}
1086	pVM->trpm.s.GuestIdtr.cbIdt = 0;
1087	#endif
1088
1089	#ifdef TRPM_TRACK_SHADOW_IDT_CHANGES
1090	if (pVM->trpm.s.pvMonShwIdtRC != RTRCPTR_MAX)
1091	{
1092	int rc = PGMHandlerVirtualDeregister(pVM, pVM->trpm.s.pvMonShwIdtRC);
1093	AssertRC(rc);
1094	pVM->trpm.s.pvMonShwIdtRC = RTRCPTR_MAX;
1095	}
1096	#endif
1097
1098	PVMCPU pVCpu = &pVM->aCpus[0]; /* raw mode implies on VCPU */
1099	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TRPM_SYNC_IDT);
1100
1101	pVM->trpm.s.fDisableMonitoring = true;
1102	}
1103
1104
1105	/**
1106	* \#PF Handler callback for virtual access handler ranges.
1107	*
1108	* Important to realize that a physical page in a range can have aliases, and
1109	* for ALL and WRITE handlers these will also trigger.
1110	*
1111	* @returns VINF_SUCCESS if the handler have carried out the operation.
1112	* @returns VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the access operation.
1113	* @param pVM VM Handle.
1114	* @param GCPtr The virtual address the guest is writing to. (not correct if it's an alias!)
1115	* @param pvPtr The HC mapping of that address.
1116	* @param pvBuf What the guest is reading/writing.
1117	* @param cbBuf How much it's reading/writing.
1118	* @param enmAccessType The access type.
1119	* @param pvUser User argument.
1120	*/
1121	static DECLCALLBACK(int) trpmR3GuestIDTWriteHandler(PVM pVM, RTGCPTR GCPtr, void pvPtr, void pvBuf, size_t cbBuf, PGMACCESSTYPE enmAccessType, void *pvUser)
1122	{
1123	Assert(enmAccessType == PGMACCESSTYPE_WRITE);
1124	Log(("trpmR3GuestIDTWriteHandler: write to %RGv size %d\n", GCPtr, cbBuf));
1125	VMCPU_FF_SET(VMMGetCpu(pVM), VMCPU_FF_TRPM_SYNC_IDT);
1126	return VINF_PGM_HANDLER_DO_DEFAULT;
1127	}
1128
1129
1130	/**
1131	* Clear passthrough interrupt gate handler (reset to default handler)
1132	*
1133	* @returns VBox status code.
1134	* @param pVM The VM to operate on.
1135	* @param iTrap Trap/interrupt gate number.
1136	*/
1137	VMMR3DECL(int) trpmR3ClearPassThroughHandler(PVM pVM, unsigned iTrap)
1138	{
1139	/* Only applies to raw mode which supports only 1 VCPU. */
1140	PVMCPU pVCpu = &pVM->aCpus[0];
1141
1142	/** @todo cleanup trpmR3ClearPassThroughHandler()! */
1143	RTRCPTR aGCPtrs[TRPM_HANDLER_MAX];
1144	int rc;
1145
1146	memset(aGCPtrs, 0, sizeof(aGCPtrs));
1147
1148	rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "TRPMGCHandlerInterupt", &aGCPtrs[TRPM_HANDLER_INT]);
1149	AssertReleaseMsgRC(rc, ("Couldn't find TRPMGCHandlerInterupt in VMMGC.gc!\n"));
1150
1151	if ( iTrap < TRPM_HANDLER_INT_BASE
1152	\|\| iTrap >= RT_ELEMENTS(pVM->trpm.s.aIdt))
1153	{
1154	AssertMsg(iTrap < TRPM_HANDLER_INT_BASE, ("Illegal gate number %#x!\n", iTrap));
1155	return VERR_INVALID_PARAMETER;
1156	}
1157	memcpy(&pVM->trpm.s.aIdt[iTrap], &g_aIdt[iTrap], sizeof(pVM->trpm.s.aIdt[0]));
1158
1159	/* Unmark it for relocation purposes. */
1160	ASMBitClear(&pVM->trpm.s.au32IdtPatched[0], iTrap);
1161
1162	RTSEL SelCS = CPUMGetHyperCS(pVCpu);
1163	PVBOXIDTE pIdte = &pVM->trpm.s.aIdt[iTrap];
1164	PVBOXIDTE_GENERIC pIdteTemplate = &g_aIdt[iTrap];
1165	if (pIdte->Gen.u1Present)
1166	{
1167	Assert(pIdteTemplate->u16OffsetLow == TRPM_HANDLER_INT);
1168	Assert(sizeof(RTRCPTR) == sizeof(aGCPtrs[0]));
1169	RTRCPTR Offset = (RTRCPTR)aGCPtrs[pIdteTemplate->u16OffsetLow];
1170
1171	/*
1172	* Generic handlers have different entrypoints for each possible
1173	* vector number. These entrypoints make a sort of an array with
1174	* 8 byte entries where the vector number is the index.
1175	* See TRPMGCHandlersA.asm for details.
1176	*/
1177	Offset += iTrap * 8;
1178
1179	if (pIdte->Gen.u5Type2 != VBOX_IDTE_TYPE2_TASK)
1180	{
1181	pIdte->Gen.u16OffsetLow = Offset & 0xffff;
1182	pIdte->Gen.u16OffsetHigh = Offset >> 16;
1183	pIdte->Gen.u16SegSel = SelCS;
1184	}
1185	}
1186
1187	return VINF_SUCCESS;
1188	}
1189
1190
1191	/**
1192	* Check if address is a gate handler (interrupt or trap).
1193	*
1194	* @returns gate nr or ~0 is not found
1195	*
1196	* @param pVM VM handle.
1197	* @param GCPtr GC address to check.
1198	*/
1199	VMMR3DECL(uint32_t) TRPMR3QueryGateByHandler(PVM pVM, RTRCPTR GCPtr)
1200	{
1201	for (uint32_t iTrap = 0; iTrap < RT_ELEMENTS(pVM->trpm.s.aGuestTrapHandler); iTrap++)
1202	{
1203	if (pVM->trpm.s.aGuestTrapHandler[iTrap] == GCPtr)
1204	return iTrap;
1205
1206	/* redundant */
1207	if (ASMBitTest(&pVM->trpm.s.au32IdtPatched[0], iTrap))
1208	{
1209	PVBOXIDTE pIdte = &pVM->trpm.s.aIdt[iTrap];
1210	RTGCPTR pHandler = VBOXIDTE_OFFSET(*pIdte);
1211
1212	if (pHandler == GCPtr)
1213	return iTrap;
1214	}
1215	}
1216	return ~0;
1217	}
1218
1219
1220	/**
1221	* Get guest trap/interrupt gate handler
1222	*
1223	* @returns Guest trap handler address or TRPM_INVALID_HANDLER if none installed
1224	* @param pVM The VM to operate on.
1225	* @param iTrap Interrupt/trap number.
1226	*/
1227	VMMR3DECL(RTRCPTR) TRPMR3GetGuestTrapHandler(PVM pVM, unsigned iTrap)
1228	{
1229	AssertReturn(iTrap < RT_ELEMENTS(pVM->trpm.s.aIdt), TRPM_INVALID_HANDLER);
1230
1231	return pVM->trpm.s.aGuestTrapHandler[iTrap];
1232	}
1233
1234
1235	/**
1236	* Set guest trap/interrupt gate handler
1237	* Used for setting up trap gates used for kernel calls.
1238	*
1239	* @returns VBox status code.
1240	* @param pVM The VM to operate on.
1241	* @param iTrap Interrupt/trap number.
1242	* @param pHandler GC handler pointer
1243	*/
1244	VMMR3DECL(int) TRPMR3SetGuestTrapHandler(PVM pVM, unsigned iTrap, RTRCPTR pHandler)
1245	{
1246	/* Only valid in raw mode which implies 1 VCPU */
1247	Assert(PATMIsEnabled(pVM) && pVM->cCpus == 1);
1248	PVMCPU pVCpu = &pVM->aCpus[0];
1249
1250	/*
1251	* Validate.
1252	*/
1253	if (iTrap >= RT_ELEMENTS(pVM->trpm.s.aIdt))
1254	{
1255	AssertMsg(iTrap < TRPM_HANDLER_INT_BASE, ("Illegal gate number %d!\n", iTrap));
1256	return VERR_INVALID_PARAMETER;
1257	}
1258
1259	AssertReturn(pHandler == TRPM_INVALID_HANDLER \|\| PATMIsPatchGCAddr(pVM, pHandler), VERR_INVALID_PARAMETER);
1260
1261	uint16_t cbIDT;
1262	RTGCPTR GCPtrIDT = CPUMGetGuestIDTR(pVCpu, &cbIDT);
1263	if (iTrap * sizeof(VBOXIDTE) >= cbIDT)
1264	return VERR_INVALID_PARAMETER; /* Silently ignore out of range requests. */
1265
1266	if (pHandler == TRPM_INVALID_HANDLER)
1267	{
1268	/* clear trap handler */
1269	Log(("TRPMR3SetGuestTrapHandler: clear handler %x\n", iTrap));
1270	return trpmClearGuestTrapHandler(pVM, iTrap);
1271	}
1272
1273	/*
1274	* Read the guest IDT entry.
1275	*/
1276	VBOXIDTE GuestIdte;
1277	int rc = PGMPhysSimpleReadGCPtr(pVCpu, &GuestIdte, GCPtrIDT + iTrap * sizeof(GuestIdte), sizeof(GuestIdte));
1278	if (RT_FAILURE(rc))
1279	{
1280	AssertMsgRC(rc, ("Failed to read IDTE! rc=%Rrc\n", rc));
1281	return rc;
1282	}
1283
1284	if (EMIsRawRing0Enabled(pVM))
1285	{
1286	/*
1287	* Only replace handlers for which we are 100% certain there won't be
1288	* any host interrupts.
1289	*
1290	* 0x2E is safe on Windows because it's the system service interrupt gate. Not
1291	* quite certain if this is safe or not on 64-bit Vista, it probably is.
1292	*
1293	* 0x80 is safe on Linux because it's the syscall vector and is part of the
1294	* 32-bit usermode ABI. 64-bit Linux (usually) supports 32-bit processes
1295	* and will therefor never assign hardware interrupts to 0x80.
1296	*
1297	* Exactly why 0x80 is safe on 32-bit Windows is a bit hazy, but it seems
1298	* to work ok... However on 64-bit Vista (SMP?) is doesn't work reliably.
1299	* Booting Linux/BSD guest will cause system lockups on most of the computers.
1300	* -> Update: It seems gate 0x80 is not safe on 32-bits Windows either. See
1301	* defect #3604.
1302	*
1303	* PORTME - Check if your host keeps any of these gates free from hw ints.
1304	*
1305	* Note! SELMR3SyncTSS also has code related to this interrupt handler replacing.
1306	*/
1307	/** @todo handle those dependencies better! */
1308	/** @todo Solve this in a proper manner. see defect #1186 */
1309	#if defined(RT_OS_WINDOWS) && defined(RT_ARCH_X86)
1310	if (iTrap == 0x2E)
1311	#elif defined(RT_OS_LINUX)
1312	if (iTrap == 0x80)
1313	#else
1314	if (0)
1315	#endif
1316	{
1317	if ( GuestIdte.Gen.u1Present
1318	&& ( GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_TRAP_32
1319	\|\| GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_INT_32)
1320	&& GuestIdte.Gen.u2DPL == 3)
1321	{
1322	PVBOXIDTE pIdte = &pVM->trpm.s.aIdt[iTrap];
1323
1324	GuestIdte.Gen.u5Type2 = VBOX_IDTE_TYPE2_TRAP_32;
1325	GuestIdte.Gen.u16OffsetHigh = pHandler >> 16;
1326	GuestIdte.Gen.u16OffsetLow = pHandler & 0xFFFF;
1327	GuestIdte.Gen.u16SegSel \|= 1; //ring 1
1328	*pIdte = GuestIdte;
1329
1330	/* Mark it for relocation purposes. */
1331	ASMBitSet(&pVM->trpm.s.au32IdtPatched[0], iTrap);
1332
1333	/* Also store it in our guest trap array. */
1334	pVM->trpm.s.aGuestTrapHandler[iTrap] = pHandler;
1335
1336	Log(("Setting trap handler %x to %08X (direct)\n", iTrap, pHandler));
1337	return VINF_SUCCESS;
1338	}
1339	/* ok, let's try to install a trampoline handler then. */
1340	}
1341	}
1342
1343	if ( GuestIdte.Gen.u1Present
1344	&& ( GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_TRAP_32
1345	\|\| GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_INT_32)
1346	&& (GuestIdte.Gen.u2DPL == 3 \|\| GuestIdte.Gen.u2DPL == 0))
1347	{
1348	/*
1349	* Save handler which can be used for a trampoline call inside the GC
1350	*/
1351	Log(("Setting trap handler %x to %08X\n", iTrap, pHandler));
1352	pVM->trpm.s.aGuestTrapHandler[iTrap] = pHandler;
1353	return VINF_SUCCESS;
1354	}
1355	return VERR_INVALID_PARAMETER;
1356	}
1357
1358
1359	/**
1360	* Check if address is a gate handler (interrupt/trap/task/anything).
1361	*
1362	* @returns True is gate handler, false if not.
1363	*
1364	* @param pVM VM handle.
1365	* @param GCPtr GC address to check.
1366	*/
1367	VMMR3DECL(bool) TRPMR3IsGateHandler(PVM pVM, RTRCPTR GCPtr)
1368	{
1369	/* Only valid in raw mode which implies 1 VCPU */
1370	Assert(PATMIsEnabled(pVM) && pVM->cCpus == 1);
1371	PVMCPU pVCpu = &pVM->aCpus[0];
1372
1373	/*
1374	* Read IDTR and calc last entry.
1375	*/
1376	uint16_t cbIDT;
1377	RTGCPTR GCPtrIDTE = CPUMGetGuestIDTR(pVCpu, &cbIDT);
1378	unsigned cEntries = (cbIDT + 1) / sizeof(VBOXIDTE);
1379	if (!cEntries)
1380	return false;
1381	RTGCPTR GCPtrIDTELast = GCPtrIDTE + (cEntries - 1) * sizeof(VBOXIDTE);
1382
1383	/*
1384	* Outer loop: interate pages.
1385	*/
1386	while (GCPtrIDTE <= GCPtrIDTELast)
1387	{
1388	/*
1389	* Convert this page to a HC address.
1390	* (This function checks for not-present pages.)
1391	*/
1392	PCVBOXIDTE pIDTE;
1393	PGMPAGEMAPLOCK Lock;
1394	int rc = PGMPhysGCPtr2CCPtrReadOnly(pVCpu, GCPtrIDTE, (const void **)&pIDTE, &Lock);
1395	if (RT_SUCCESS(rc))
1396	{
1397	/*
1398	* Inner Loop: Iterate the data on this page looking for an entry equal to GCPtr.
1399	* N.B. Member of the Flat Earth Society...
1400	*/
1401	while (GCPtrIDTE <= GCPtrIDTELast)
1402	{
1403	if (pIDTE->Gen.u1Present)
1404	{
1405	RTRCPTR GCPtrHandler = VBOXIDTE_OFFSET(*pIDTE);
1406	if (GCPtr == GCPtrHandler)
1407	{
1408	PGMPhysReleasePageMappingLock(pVM, &Lock);
1409	return true;
1410	}
1411	}
1412
1413	/* next entry */
1414	if ((GCPtrIDTE & PAGE_OFFSET_MASK) + sizeof(VBOXIDTE) >= PAGE_SIZE)
1415	{
1416	AssertMsg(!(GCPtrIDTE & (sizeof(VBOXIDTE) - 1)),
1417	("IDT is crossing pages and it's not aligned! GCPtrIDTE=%#x cbIDT=%#x\n", GCPtrIDTE, cbIDT));
1418	GCPtrIDTE += sizeof(VBOXIDTE);
1419	break;
1420	}
1421	GCPtrIDTE += sizeof(VBOXIDTE);
1422	pIDTE++;
1423	}
1424	PGMPhysReleasePageMappingLock(pVM, &Lock);
1425	}
1426	else
1427	{
1428	/* Skip to the next page (if any). Take care not to wrap around the address space. */
1429	if ((GCPtrIDTELast >> PAGE_SHIFT) == (GCPtrIDTE >> PAGE_SHIFT))
1430	return false;
1431	GCPtrIDTE = RT_ALIGN_T(GCPtrIDTE, PAGE_SIZE, RTGCPTR) + PAGE_SIZE + (GCPtrIDTE & (sizeof(VBOXIDTE) - 1));
1432	}
1433	}
1434	return false;
1435	}
1436
1437
1438	/**
1439	* Inject event (such as external irq or trap)
1440	*
1441	* @returns VBox status code.
1442	* @param pVM The VM to operate on.
1443	* @param pVCpu The VMCPU to operate on.
1444	* @param enmEvent Trpm event type
1445	*/
1446	VMMR3DECL(int) TRPMR3InjectEvent(PVM pVM, PVMCPU pVCpu, TRPMEVENT enmEvent)
1447	{
1448	PCPUMCTX pCtx;
1449	int rc;
1450
1451	pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1452	Assert(!PATMIsPatchGCAddr(pVM, pCtx->eip));
1453	Assert(!VMCPU_FF_ISSET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS));
1454
1455	/* Currently only useful for external hardware interrupts. */
1456	Assert(enmEvent == TRPM_HARDWARE_INT);
1457
1458	if (REMR3QueryPendingInterrupt(pVM, pVCpu) == REM_NO_PENDING_IRQ)
1459	{
1460	#ifdef TRPM_FORWARD_TRAPS_IN_GC
1461
1462	# ifdef LOG_ENABLED
1463	DBGFR3InfoLog(pVM, "cpumguest", "TRPMInject");
1464	DBGFR3DisasInstrCurrentLog(pVCpu, "TRPMInject");
1465	# endif
1466
1467	uint8_t u8Interrupt;
1468	rc = PDMGetInterrupt(pVCpu, &u8Interrupt);
1469	Log(("TRPMR3InjectEvent: CPU%d u8Interrupt=%d (%#x) rc=%Rrc\n", pVCpu->idCpu, u8Interrupt, u8Interrupt, rc));
1470	if (RT_SUCCESS(rc))
1471	{
1472	if (HWACCMIsEnabled(pVM))
1473	{
1474	rc = TRPMAssertTrap(pVCpu, u8Interrupt, enmEvent);
1475	AssertRC(rc);
1476	STAM_COUNTER_INC(&pVM->trpm.s.paStatForwardedIRQR3[u8Interrupt]);
1477	return HWACCMR3IsActive(pVCpu) ? VINF_EM_RESCHEDULE_HWACC : VINF_EM_RESCHEDULE_REM;
1478	}
1479	/* If the guest gate is not patched, then we will check (again) if we can patch it. */
1480	if (pVM->trpm.s.aGuestTrapHandler[u8Interrupt] == TRPM_INVALID_HANDLER)
1481	{
1482	CSAMR3CheckGates(pVM, u8Interrupt, 1);
1483	Log(("TRPMR3InjectEvent: recheck gate %x -> valid=%d\n", u8Interrupt, TRPMR3GetGuestTrapHandler(pVM, u8Interrupt) != TRPM_INVALID_HANDLER));
1484	}
1485
1486	if (pVM->trpm.s.aGuestTrapHandler[u8Interrupt] != TRPM_INVALID_HANDLER)
1487	{
1488	/* Must check pending forced actions as our IDT or GDT might be out of sync */
1489	rc = EMR3CheckRawForcedActions(pVM, pVCpu);
1490	if (rc == VINF_SUCCESS)
1491	{
1492	/* There's a handler -> let's execute it in raw mode */
1493	rc = TRPMForwardTrap(pVCpu, CPUMCTX2CORE(pCtx), u8Interrupt, 0, TRPM_TRAP_NO_ERRORCODE, enmEvent, -1);
1494	if (rc == VINF_SUCCESS /* Don't use RT_SUCCESS */)
1495	{
1496	Assert(!VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT \| VMCPU_FF_TRPM_SYNC_IDT \| VMCPU_FF_SELM_SYNC_TSS));
1497
1498	STAM_COUNTER_INC(&pVM->trpm.s.paStatForwardedIRQR3[u8Interrupt]);
1499	return VINF_EM_RESCHEDULE_RAW;
1500	}
1501	}
1502	}
1503	else
1504	STAM_COUNTER_INC(&pVM->trpm.s.StatForwardFailNoHandler);
1505	REMR3NotifyPendingInterrupt(pVM, pVCpu, u8Interrupt);
1506	}
1507	else
1508	{
1509	AssertRC(rc);
1510	return HWACCMR3IsActive(pVCpu) ? VINF_EM_RESCHEDULE_HWACC : VINF_EM_RESCHEDULE_REM; /* (Heed the halted state if this is changed!) */
1511	}
1512	#else
1513	if (HWACCMR3IsActive(pVM))
1514	{
1515	uint8_t u8Interrupt;
1516	rc = PDMGetInterrupt(pVCpu, &u8Interrupt);
1517	Log(("TRPMR3InjectEvent: u8Interrupt=%d (%#x) rc=%Rrc\n", u8Interrupt, u8Interrupt, rc));
1518	if (RT_SUCCESS(rc))
1519	{
1520	rc = TRPMAssertTrap(pVM, u8Interrupt, TRPM_HARDWARE_INT);
1521	AssertRC(rc);
1522	STAM_COUNTER_INC(&pVM->trpm.s.paStatForwardedIRQR3[u8Interrupt]);
1523	return VINF_EM_RESCHEDULE_HWACC;
1524	}
1525	}
1526	else
1527	AssertRC(rc);
1528	#endif
1529	}
1530	/** @todo check if it's safe to translate the patch address to the original guest address.
1531	* this implies a safe state in translated instructions and should take sti successors into account (instruction fusing)
1532	*/
1533	/* Note: if it's a PATM address, then we'll go back to raw mode regardless of the return code below. */
1534
1535	/* Fall back to the recompiler */
1536	return VINF_EM_RESCHEDULE_REM; /* (Heed the halted state if this is changed!) */
1537	}
1538

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/TRPM.cpp@ 26271

Download in other formats: