PGM.cpp@ 12986

Last change on this file since 12986 was 12964, checked in by vboxsync, 16 years ago
VMM: MMPhysGCPhys2HCVirt -> PGMPhysGCPhys2HCPtrAssert; deleted MMAllPhys.cpp.
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 204.1 KB

Line
1	/* $Id: PGM.cpp 12964 2008-10-02 22:25:43Z vboxsync $ */
2	/** @file
3	* PGM - Page Manager and Monitor. (Mixing stuff here, not good?)
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22
23	/** @page pg_pgm PGM - The Page Manager and Monitor
24	*
25	*
26	*
27	* @section sec_pgm_modes Paging Modes
28	*
29	* There are three memory contexts: Host Context (HC), Guest Context (GC)
30	* and intermediate context. When talking about paging HC can also be refered to
31	* as "host paging", and GC refered to as "shadow paging".
32	*
33	* We define three basic paging modes: 32-bit, PAE and AMD64. The host paging mode
34	* is defined by the host operating system. The mode used in the shadow paging mode
35	* depends on the host paging mode and what the mode the guest is currently in. The
36	* following relation between the two is defined:
37	*
38	* @verbatim
39	Host > 32-bit \| PAE \| AMD64 \|
40	Guest \| \| \| \|
41	==v================================
42	32-bit 32-bit PAE PAE
43	-------\|--------\|--------\|--------\|
44	PAE PAE PAE PAE
45	-------\|--------\|--------\|--------\|
46	AMD64 AMD64 AMD64 AMD64
47	-------\|--------\|--------\|--------\| @endverbatim
48	*
49	* All configuration except those in the diagonal (upper left) are expected to
50	* require special effort from the switcher (i.e. a bit slower).
51	*
52	*
53	*
54	*
55	* @section sec_pgm_shw The Shadow Memory Context
56	*
57	*
58	* [..]
59	*
60	* Because of guest context mappings requires PDPT and PML4 entries to allow
61	* writing on AMD64, the two upper levels will have fixed flags whatever the
62	* guest is thinking of using there. So, when shadowing the PD level we will
63	* calculate the effective flags of PD and all the higher levels. In legacy
64	* PAE mode this only applies to the PWT and PCD bits (the rest are
65	* ignored/reserved/MBZ). We will ignore those bits for the present.
66	*
67	*
68	*
69	* @section sec_pgm_int The Intermediate Memory Context
70	*
71	* The world switch goes thru an intermediate memory context which purpose it is
72	* to provide different mappings of the switcher code. All guest mappings are also
73	* present in this context.
74	*
75	* The switcher code is mapped at the same location as on the host, at an
76	* identity mapped location (physical equals virtual address), and at the
77	* hypervisor location.
78	*
79	* PGM maintain page tables for 32-bit, PAE and AMD64 paging modes. This
80	* simplifies switching guest CPU mode and consistency at the cost of more
81	* code to do the work. All memory use for those page tables is located below
82	* 4GB (this includes page tables for guest context mappings).
83	*
84	*
85	* @subsection subsec_pgm_int_gc Guest Context Mappings
86	*
87	* During assignment and relocation of a guest context mapping the intermediate
88	* memory context is used to verify the new location.
89	*
90	* Guest context mappings are currently restricted to below 4GB, for reasons
91	* of simplicity. This may change when we implement AMD64 support.
92	*
93	*
94	*
95	*
96	* @section sec_pgm_misc Misc
97	*
98	* @subsection subsec_pgm_misc_diff Differences Between Legacy PAE and Long Mode PAE
99	*
100	* The differences between legacy PAE and long mode PAE are:
101	* -# PDPE bits 1, 2, 5 and 6 are defined differently. In leagcy mode they are
102	* all marked down as must-be-zero, while in long mode 1, 2 and 5 have the
103	* usual meanings while 6 is ignored (AMD). This means that upon switching to
104	* legacy PAE mode we'll have to clear these bits and when going to long mode
105	* they must be set. This applies to both intermediate and shadow contexts,
106	* however we don't need to do it for the intermediate one since we're
107	* executing with CR0.WP at that time.
108	* -# CR3 allows a 32-byte aligned address in legacy mode, while in long mode
109	* a page aligned one is required.
110	*
111	*
112	* @section sec_pgm_handlers Access Handlers
113	*
114	* Placeholder.
115	*
116	*
117	* @subsection sec_pgm_handlers_virt Virtual Access Handlers
118	*
119	* Placeholder.
120	*
121	*
122	* @subsection sec_pgm_handlers_virt Virtual Access Handlers
123	*
124	* We currently implement three types of virtual access handlers: ALL, WRITE
125	* and HYPERVISOR (WRITE). See PGMVIRTHANDLERTYPE for some more details.
126	*
127	* The HYPERVISOR access handlers is kept in a separate tree since it doesn't apply
128	* to physical pages (PGMTREES::HyperVirtHandlers) and only needs to be consulted in
129	* a special \#PF case. The ALL and WRITE are in the PGMTREES::VirtHandlers tree, the
130	* rest of this section is going to be about these handlers.
131	*
132	* We'll go thru the life cycle of a handler and try make sense of it all, don't know
133	* how successfull this is gonna be...
134	*
135	* 1. A handler is registered thru the PGMR3HandlerVirtualRegister and
136	* PGMHandlerVirtualRegisterEx APIs. We check for conflicting virtual handlers
137	* and create a new node that is inserted into the AVL tree (range key). Then
138	* a full PGM resync is flagged (clear pool, sync cr3, update virtual bit of PGMPAGE).
139	*
140	* 2. The following PGMSyncCR3/SyncCR3 operation will first make invoke HandlerVirtualUpdate.
141	*
142	* 2a. HandlerVirtualUpdate will will lookup all the pages covered by virtual handlers
143	* via the current guest CR3 and update the physical page -> virtual handler
144	* translation. Needless to say, this doesn't exactly scale very well. If any changes
145	* are detected, it will flag a virtual bit update just like we did on registration.
146	* PGMPHYS pages with changes will have their virtual handler state reset to NONE.
147	*
148	* 2b. The virtual bit update process will iterate all the pages covered by all the
149	* virtual handlers and update the PGMPAGE virtual handler state to the max of all
150	* virtual handlers on that page.
151	*
152	* 2c. Back in SyncCR3 we will now flush the entire shadow page cache to make sure
153	* we don't miss any alias mappings of the monitored pages.
154	*
155	* 2d. SyncCR3 will then proceed with syncing the CR3 table.
156	*
157	* 3. \#PF(np,read) on a page in the range. This will cause it to be synced
158	* read-only and resumed if it's a WRITE handler. If it's an ALL handler we
159	* will call the handlers like in the next step. If the physical mapping has
160	* changed we will - some time in the future - perform a handler callback
161	* (optional) and update the physical -> virtual handler cache.
162	*
163	* 4. \#PF(,write) on a page in the range. This will cause the handler to
164	* be invoked.
165	*
166	* 5. The guest invalidates the page and changes the physical backing or
167	* unmaps it. This should cause the invalidation callback to be invoked
168	* (it might not yet be 100% perfect). Exactly what happens next... is
169	* this where we mess up and end up out of sync for a while?
170	*
171	* 6. The handler is deregistered by the client via PGMHandlerVirtualDeregister.
172	* We will then set all PGMPAGEs in the physical -> virtual handler cache for
173	* this handler to NONE and trigger a full PGM resync (basically the same
174	* as int step 1). Which means 2 is executed again.
175	*
176	*
177	* @subsubsection sub_sec_pgm_handler_virt_todo TODOs
178	*
179	* There is a bunch of things that needs to be done to make the virtual handlers
180	* work 100% correctly and work more efficiently.
181	*
182	* The first bit hasn't been implemented yet because it's going to slow the
183	* whole mess down even more, and besides it seems to be working reliably for
184	* our current uses. OTOH, some of the optimizations might end up more or less
185	* implementing the missing bits, so we'll see.
186	*
187	* On the optimization side, the first thing to do is to try avoid unnecessary
188	* cache flushing. Then try team up with the shadowing code to track changes
189	* in mappings by means of access to them (shadow in), updates to shadows pages,
190	* invlpg, and shadow PT discarding (perhaps).
191	*
192	* Some idea that have popped up for optimization for current and new features:
193	* - bitmap indicating where there are virtual handlers installed.
194	* (4KB => 220 pages, page 212 => covers 32-bit address space 1:1!)
195	* - Further optimize this by min/max (needs min/max avl getters).
196	* - Shadow page table entry bit (if any left)?
197	*
198	*/
199
200
201	/** @page pg_pgmPhys PGMPhys - Physical Guest Memory Management.
202	*
203	*
204	* Objectives:
205	* - Guest RAM over-commitment using memory ballooning,
206	* zero pages and general page sharing.
207	* - Moving or mirroring a VM onto a different physical machine.
208	*
209	*
210	* @subsection subsec_pgmPhys_Definitions Definitions
211	*
212	* Allocation chunk - A RTR0MemObjAllocPhysNC object and the tracking
213	* machinery assoicated with it.
214	*
215	*
216	*
217	*
218	* @subsection subsec_pgmPhys_AllocPage Allocating a page.
219	*
220	* Initially we map all guest memory to the (per VM) zero page, which
221	* means that none of the read functions will cause pages to be allocated.
222	*
223	* Exception, access bit in page tables that have been shared. This must
224	* be handled, but we must also make sure PGMGst*Modify doesn't make
225	* unnecessary modifications.
226	*
227	* Allocation points:
228	* - PGMPhysWriteGCPhys and PGMPhysWrite.
229	* - Replacing a zero page mapping at \#PF.
230	* - Replacing a shared page mapping at \#PF.
231	* - ROM registration (currently MMR3RomRegister).
232	* - VM restore (pgmR3Load).
233	*
234	* For the first three it would make sense to keep a few pages handy
235	* until we've reached the max memory commitment for the VM.
236	*
237	* For the ROM registration, we know exactly how many pages we need
238	* and will request these from ring-0. For restore, we will save
239	* the number of non-zero pages in the saved state and allocate
240	* them up front. This would allow the ring-0 component to refuse
241	* the request if the isn't sufficient memory available for VM use.
242	*
243	* Btw. for both ROM and restore allocations we won't be requiring
244	* zeroed pages as they are going to be filled instantly.
245	*
246	*
247	* @subsection subsec_pgmPhys_FreePage Freeing a page
248	*
249	* There are a few points where a page can be freed:
250	* - After being replaced by the zero page.
251	* - After being replaced by a shared page.
252	* - After being ballooned by the guest additions.
253	* - At reset.
254	* - At restore.
255	*
256	* When freeing one or more pages they will be returned to the ring-0
257	* component and replaced by the zero page.
258	*
259	* The reasoning for clearing out all the pages on reset is that it will
260	* return us to the exact same state as on power on, and may thereby help
261	* us reduce the memory load on the system. Further it might have a
262	* (temporary) positive influence on memory fragmentation (@see subsec_pgmPhys_Fragmentation).
263	*
264	* On restore, as mention under the allocation topic, pages should be
265	* freed / allocated depending on how many is actually required by the
266	* new VM state. The simplest approach is to do like on reset, and free
267	* all non-ROM pages and then allocate what we need.
268	*
269	* A measure to prevent some fragmentation, would be to let each allocation
270	* chunk have some affinity towards the VM having allocated the most pages
271	* from it. Also, try make sure to allocate from allocation chunks that
272	* are almost full. Admittedly, both these measures might work counter to
273	* our intentions and its probably not worth putting a lot of effort,
274	* cpu time or memory into this.
275	*
276	*
277	* @subsection subsec_pgmPhys_SharePage Sharing a page
278	*
279	* The basic idea is that there there will be a idle priority kernel
280	* thread walking the non-shared VM pages hashing them and looking for
281	* pages with the same checksum. If such pages are found, it will compare
282	* them byte-by-byte to see if they actually are identical. If found to be
283	* identical it will allocate a shared page, copy the content, check that
284	* the page didn't change while doing this, and finally request both the
285	* VMs to use the shared page instead. If the page is all zeros (special
286	* checksum and byte-by-byte check) it will request the VM that owns it
287	* to replace it with the zero page.
288	*
289	* To make this efficient, we will have to make sure not to try share a page
290	* that will change its contents soon. This part requires the most work.
291	* A simple idea would be to request the VM to write monitor the page for
292	* a while to make sure it isn't modified any time soon. Also, it may
293	* make sense to skip pages that are being write monitored since this
294	* information is readily available to the thread if it works on the
295	* per-VM guest memory structures (presently called PGMRAMRANGE).
296	*
297	*
298	* @subsection subsec_pgmPhys_Fragmentation Fragmentation Concerns and Counter Measures
299	*
300	* The pages are organized in allocation chunks in ring-0, this is a necessity
301	* if we wish to have an OS agnostic approach to this whole thing. (On Linux we
302	* could easily work on a page-by-page basis if we liked. Whether this is possible
303	* or efficient on NT I don't quite know.) Fragmentation within these chunks may
304	* become a problem as part of the idea here is that we wish to return memory to
305	* the host system.
306	*
307	* For instance, starting two VMs at the same time, they will both allocate the
308	* guest memory on-demand and if permitted their page allocations will be
309	* intermixed. Shut down one of the two VMs and it will be difficult to return
310	* any memory to the host system because the page allocation for the two VMs are
311	* mixed up in the same allocation chunks.
312	*
313	* To further complicate matters, when pages are freed because they have been
314	* ballooned or become shared/zero the whole idea is that the page is supposed
315	* to be reused by another VM or returned to the host system. This will cause
316	* allocation chunks to contain pages belonging to different VMs and prevent
317	* returning memory to the host when one of those VM shuts down.
318	*
319	* The only way to really deal with this problem is to move pages. This can
320	* either be done at VM shutdown and or by the idle priority worker thread
321	* that will be responsible for finding sharable/zero pages. The mechanisms
322	* involved for coercing a VM to move a page (or to do it for it) will be
323	* the same as when telling it to share/zero a page.
324	*
325	*
326	* @subsection subsec_pgmPhys_Tracking Tracking Structures And Their Cost
327	*
328	* There's a difficult balance between keeping the per-page tracking structures
329	* (global and guest page) easy to use and keeping them from eating too much
330	* memory. We have limited virtual memory resources available when operating in
331	* 32-bit kernel space (on 64-bit there'll it's quite a different story). The
332	* tracking structures will be attemted designed such that we can deal with up
333	* to 32GB of memory on a 32-bit system and essentially unlimited on 64-bit ones.
334	*
335	*
336	* @subsubsection subsubsec_pgmPhys_Tracking_Kernel Kernel Space
337	*
338	* @see pg_GMM
339	*
340	* @subsubsection subsubsec_pgmPhys_Tracking_PerVM Per-VM
341	*
342	* Fixed info is the physical address of the page (HCPhys) and the page id
343	* (described above). Theoretically we'll need 48(-12) bits for the HCPhys part.
344	* Today we've restricting ourselves to 40(-12) bits because this is the current
345	* restrictions of all AMD64 implementations (I think Barcelona will up this
346	* to 48(-12) bits, not that it really matters) and I needed the bits for
347	* tracking mappings of a page. 48-12 = 36. That leaves 28 bits, which means a
348	* decent range for the page id: 2^(28+12) = 1024TB.
349	*
350	* In additions to these, we'll have to keep maintaining the page flags as we
351	* currently do. Although it wouldn't harm to optimize these quite a bit, like
352	* for instance the ROM shouldn't depend on having a write handler installed
353	* in order for it to become read-only. A RO/RW bit should be considered so
354	* that the page syncing code doesn't have to mess about checking multiple
355	* flag combinations (ROM \|\| RW handler \|\| write monitored) in order to
356	* figure out how to setup a shadow PTE. But this of course, is second
357	* priority at present. Current this requires 12 bits, but could probably
358	* be optimized to ~8.
359	*
360	* Then there's the 24 bits used to track which shadow page tables are
361	* currently mapping a page for the purpose of speeding up physical
362	* access handlers, and thereby the page pool cache. More bit for this
363	* purpose wouldn't hurt IIRC.
364	*
365	* Then there is a new bit in which we need to record what kind of page
366	* this is, shared, zero, normal or write-monitored-normal. This'll
367	* require 2 bits. One bit might be needed for indicating whether a
368	* write monitored page has been written to. And yet another one or
369	* two for tracking migration status. 3-4 bits total then.
370	*
371	* Whatever is left will can be used to record the sharabilitiy of a
372	* page. The page checksum will not be stored in the per-VM table as
373	* the idle thread will not be permitted to do modifications to it.
374	* It will instead have to keep its own working set of potentially
375	* shareable pages and their check sums and stuff.
376	*
377	* For the present we'll keep the current packing of the
378	* PGMRAMRANGE::aHCPhys to keep the changes simple, only of course,
379	* we'll have to change it to a struct with a total of 128-bits at
380	* our disposal.
381	*
382	* The initial layout will be like this:
383	* @verbatim
384	RTHCPHYS HCPhys; The current stuff.
385	63:40 Current shadow PT tracking stuff.
386	39:12 The physical page frame number.
387	11:0 The current flags.
388	uint32_t u28PageId : 28; The page id.
389	uint32_t u2State : 2; The page state { zero, shared, normal, write monitored }.
390	uint32_t fWrittenTo : 1; Whether a write monitored page was written to.
391	uint32_t u1Reserved : 1; Reserved for later.
392	uint32_t u32Reserved; Reserved for later, mostly sharing stats.
393	@endverbatim
394	*
395	* The final layout will be something like this:
396	* @verbatim
397	RTHCPHYS HCPhys; The current stuff.
398	63:48 High page id (12+).
399	47:12 The physical page frame number.
400	11:0 Low page id.
401	uint32_t fReadOnly : 1; Whether it's readonly page (rom or monitored in some way).
402	uint32_t u3Type : 3; The page type {RESERVED, MMIO, MMIO2, ROM, shadowed ROM, RAM}.
403	uint32_t u2PhysMon : 2; Physical access handler type {none, read, write, all}.
404	uint32_t u2VirtMon : 2; Virtual access handler type {none, read, write, all}..
405	uint32_t u2State : 2; The page state { zero, shared, normal, write monitored }.
406	uint32_t fWrittenTo : 1; Whether a write monitored page was written to.
407	uint32_t u20Reserved : 20; Reserved for later, mostly sharing stats.
408	uint32_t u32Tracking; The shadow PT tracking stuff, roughly.
409	@endverbatim
410	*
411	* Cost wise, this means we'll double the cost for guest memory. There isn't anyway
412	* around that I'm afraid. It means that the cost of dealing out 32GB of memory
413	* to one or more VMs is: (32GB >> PAGE_SHIFT) * 16 bytes, or 128MBs. Or another
414	* example, the VM heap cost when assigning 1GB to a VM will be: 4MB.
415	*
416	* A couple of cost examples for the total cost per-VM + kernel.
417	* 32-bit Windows and 32-bit linux:
418	* 1GB guest ram, 256K pages: 4MB + 2MB(+) = 6MB
419	* 4GB guest ram, 1M pages: 16MB + 8MB(+) = 24MB
420	* 32GB guest ram, 8M pages: 128MB + 64MB(+) = 192MB
421	* 64-bit Windows and 64-bit linux:
422	* 1GB guest ram, 256K pages: 4MB + 3MB(+) = 7MB
423	* 4GB guest ram, 1M pages: 16MB + 12MB(+) = 28MB
424	* 32GB guest ram, 8M pages: 128MB + 96MB(+) = 224MB
425	*
426	* UPDATE - 2007-09-27:
427	* Will need a ballooned flag/state too because we cannot
428	* trust the guest 100% and reporting the same page as ballooned more
429	* than once will put the GMM off balance.
430	*
431	*
432	* @subsection subsec_pgmPhys_Serializing Serializing Access
433	*
434	* Initially, we'll try a simple scheme:
435	*
436	* - The per-VM RAM tracking structures (PGMRAMRANGE) is only modified
437	* by the EMT thread of that VM while in the pgm critsect.
438	* - Other threads in the VM process that needs to make reliable use of
439	* the per-VM RAM tracking structures will enter the critsect.
440	* - No process external thread or kernel thread will ever try enter
441	* the pgm critical section, as that just won't work.
442	* - The idle thread (and similar threads) doesn't not need 100% reliable
443	* data when performing it tasks as the EMT thread will be the one to
444	* do the actual changes later anyway. So, as long as it only accesses
445	* the main ram range, it can do so by somehow preventing the VM from
446	* being destroyed while it works on it...
447	*
448	* - The over-commitment management, including the allocating/freeing
449	* chunks, is serialized by a ring-0 mutex lock (a fast one since the
450	* more mundane mutex implementation is broken on Linux).
451	* - A separeate mutex is protecting the set of allocation chunks so
452	* that pages can be shared or/and freed up while some other VM is
453	* allocating more chunks. This mutex can be take from under the other
454	* one, but not the otherway around.
455	*
456	*
457	* @subsection subsec_pgmPhys_Request VM Request interface
458	*
459	* When in ring-0 it will become necessary to send requests to a VM so it can
460	* for instance move a page while defragmenting during VM destroy. The idle
461	* thread will make use of this interface to request VMs to setup shared
462	* pages and to perform write monitoring of pages.
463	*
464	* I would propose an interface similar to the current VMReq interface, similar
465	* in that it doesn't require locking and that the one sending the request may
466	* wait for completion if it wishes to. This shouldn't be very difficult to
467	* realize.
468	*
469	* The requests themselves are also pretty simple. They are basically:
470	* -# Check that some precondition is still true.
471	* -# Do the update.
472	* -# Update all shadow page tables involved with the page.
473	*
474	* The 3rd step is identical to what we're already doing when updating a
475	* physical handler, see pgmHandlerPhysicalSetRamFlagsAndFlushShadowPTs.
476	*
477	*
478	*
479	* @section sec_pgmPhys_MappingCaches Mapping Caches
480	*
481	* In order to be able to map in and out memory and to be able to support
482	* guest with more RAM than we've got virtual address space, we'll employing
483	* a mapping cache. There is already a tiny one for GC (see PGMGCDynMapGCPageEx)
484	* and we'll create a similar one for ring-0 unless we decide to setup a dedicate
485	* memory context for the HWACCM execution.
486	*
487	*
488	* @subsection subsec_pgmPhys_MappingCaches_R3 Ring-3
489	*
490	* We've considered implementing the ring-3 mapping cache page based but found
491	* that this was bother some when one had to take into account TLBs+SMP and
492	* portability (missing the necessary APIs on several platforms). There were
493	* also some performance concerns with this approach which hadn't quite been
494	* worked out.
495	*
496	* Instead, we'll be mapping allocation chunks into the VM process. This simplifies
497	* matters greatly quite a bit since we don't need to invent any new ring-0 stuff,
498	* only some minor RTR0MEMOBJ mapping stuff. The main concern here is that mapping
499	* compared to the previous idea is that mapping or unmapping a 1MB chunk is more
500	* costly than a single page, although how much more costly is uncertain. We'll
501	* try address this by using a very big cache, preferably bigger than the actual
502	* VM RAM size if possible. The current VM RAM sizes should give some idea for
503	* 32-bit boxes, while on 64-bit we can probably get away with employing an
504	* unlimited cache.
505	*
506	* The cache have to parts, as already indicated, the ring-3 side and the
507	* ring-0 side.
508	*
509	* The ring-0 will be tied to the page allocator since it will operate on the
510	* memory objects it contains. It will therefore require the first ring-0 mutex
511	* discussed in @ref subsec_pgmPhys_Serializing. We
512	* some double house keeping wrt to who has mapped what I think, since both
513	* VMMR0.r0 and RTR0MemObj will keep track of mapping relataions
514	*
515	* The ring-3 part will be protected by the pgm critsect. For simplicity, we'll
516	* require anyone that desires to do changes to the mapping cache to do that
517	* from within this critsect. Alternatively, we could employ a separate critsect
518	* for serializing changes to the mapping cache as this would reduce potential
519	* contention with other threads accessing mappings unrelated to the changes
520	* that are in process. We can see about this later, contention will show
521	* up in the statistics anyway, so it'll be simple to tell.
522	*
523	* The organization of the ring-3 part will be very much like how the allocation
524	* chunks are organized in ring-0, that is in an AVL tree by chunk id. To avoid
525	* having to walk the tree all the time, we'll have a couple of lookaside entries
526	* like in we do for I/O ports and MMIO in IOM.
527	*
528	* The simplified flow of a PGMPhysRead/Write function:
529	* -# Enter the PGM critsect.
530	* -# Lookup GCPhys in the ram ranges and get the Page ID.
531	* -# Calc the Allocation Chunk ID from the Page ID.
532	* -# Check the lookaside entries and then the AVL tree for the Chunk ID.
533	* If not found in cache:
534	* -# Call ring-0 and request it to be mapped and supply
535	* a chunk to be unmapped if the cache is maxed out already.
536	* -# Insert the new mapping into the AVL tree (id + R3 address).
537	* -# Update the relevant lookaside entry and return the mapping address.
538	* -# Do the read/write according to monitoring flags and everything.
539	* -# Leave the critsect.
540	*
541	*
542	* @section sec_pgmPhys_Fallback Fallback
543	*
544	* Current all the "second tier" hosts will not support the RTR0MemObjAllocPhysNC
545	* API and thus require a fallback.
546	*
547	* So, when RTR0MemObjAllocPhysNC returns VERR_NOT_SUPPORTED the page allocator
548	* will return to the ring-3 caller (and later ring-0) and asking it to seed
549	* the page allocator with some fresh pages (VERR_GMM_SEED_ME). Ring-3 will
550	* then perform an SUPPageAlloc(cbChunk >> PAGE_SHIFT) call and make a
551	* "SeededAllocPages" call to ring-0.
552	*
553	* The first time ring-0 sees the VERR_NOT_SUPPORTED failure it will disable
554	* all page sharing (zero page detection will continue). It will also force
555	* all allocations to come from the VM which seeded the page. Both these
556	* measures are taken to make sure that there will never be any need for
557	* mapping anything into ring-3 - everything will be mapped already.
558	*
559	* Whether we'll continue to use the current MM locked memory management
560	* for this I don't quite know (I'd prefer not to and just ditch that all
561	* togther), we'll see what's simplest to do.
562	*
563	*
564	*
565	* @section sec_pgmPhys_Changes Changes
566	*
567	* Breakdown of the changes involved?
568	*/
569
570
571	/** Saved state data unit version. */
572	#define PGM_SAVED_STATE_VERSION 6
573
574	/*******************************************************************************
575	* Header Files *
576	*******************************************************************************/
577	#define LOG_GROUP LOG_GROUP_PGM
578	#include <VBox/dbgf.h>
579	#include <VBox/pgm.h>
580	#include <VBox/cpum.h>
581	#include <VBox/iom.h>
582	#include <VBox/sup.h>
583	#include <VBox/mm.h>
584	#include <VBox/em.h>
585	#include <VBox/stam.h>
586	#include <VBox/rem.h>
587	#include <VBox/dbgf.h>
588	#include <VBox/rem.h>
589	#include <VBox/selm.h>
590	#include <VBox/ssm.h>
591	#include "PGMInternal.h"
592	#include <VBox/vm.h>
593	#include <VBox/dbg.h>
594	#include <VBox/hwaccm.h>
595
596	#include <iprt/assert.h>
597	#include <iprt/alloc.h>
598	#include <iprt/asm.h>
599	#include <iprt/thread.h>
600	#include <iprt/string.h>
601	#include <VBox/param.h>
602	#include <VBox/err.h>
603
604
605
606	/*******************************************************************************
607	* Internal Functions *
608	*******************************************************************************/
609	static int pgmR3InitPaging(PVM pVM);
610	static DECLCALLBACK(void) pgmR3PhysInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
611	static DECLCALLBACK(void) pgmR3InfoMode(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
612	static DECLCALLBACK(void) pgmR3InfoCr3(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
613	static DECLCALLBACK(int) pgmR3RelocatePhysHandler(PAVLROGCPHYSNODECORE pNode, void *pvUser);
614	static DECLCALLBACK(int) pgmR3RelocateVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser);
615	static DECLCALLBACK(int) pgmR3RelocateHyperVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser);
616	#ifdef VBOX_STRICT
617	static DECLCALLBACK(void) pgmR3ResetNoMorePhysWritesFlag(PVM pVM, VMSTATE enmState, VMSTATE enmOldState, void *pvUser);
618	#endif
619	static DECLCALLBACK(int) pgmR3Save(PVM pVM, PSSMHANDLE pSSM);
620	static DECLCALLBACK(int) pgmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version);
621	static int pgmR3ModeDataInit(PVM pVM, bool fResolveGCAndR0);
622	static void pgmR3ModeDataSwitch(PVM pVM, PGMMODE enmShw, PGMMODE enmGst);
623	static PGMMODE pgmR3CalcShadowMode(PVM pVM, PGMMODE enmGuestMode, SUPPAGINGMODE enmHostMode, PGMMODE enmShadowMode, VMMSWITCHER *penmSwitcher);
624
625	#ifdef VBOX_WITH_STATISTICS
626	static void pgmR3InitStats(PVM pVM);
627	#endif
628
629	#ifdef VBOX_WITH_DEBUGGER
630	/** @todo all but the two last commands must be converted to 'info'. */
631	static DECLCALLBACK(int) pgmR3CmdRam(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
632	static DECLCALLBACK(int) pgmR3CmdMap(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
633	static DECLCALLBACK(int) pgmR3CmdSync(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
634	static DECLCALLBACK(int) pgmR3CmdSyncAlways(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
635	# ifdef VBOX_STRICT
636	static DECLCALLBACK(int) pgmR3CmdAssertCR3(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
637	# endif
638	#endif
639
640
641	/*******************************************************************************
642	* Global Variables *
643	*******************************************************************************/
644	#ifdef VBOX_WITH_DEBUGGER
645	/** Command descriptors. */
646	static const DBGCCMD g_aCmds[] =
647	{
648	/* pszCmd, cArgsMin, cArgsMax, paArgDesc, cArgDescs, pResultDesc, fFlags, pfnHandler pszSyntax, ....pszDescription */
649	{ "pgmram", 0, 0, NULL, 0, NULL, 0, pgmR3CmdRam, "", "Display the ram ranges." },
650	{ "pgmmap", 0, 0, NULL, 0, NULL, 0, pgmR3CmdMap, "", "Display the mapping ranges." },
651	{ "pgmsync", 0, 0, NULL, 0, NULL, 0, pgmR3CmdSync, "", "Sync the CR3 page." },
652	#ifdef VBOX_STRICT
653	{ "pgmassertcr3", 0, 0, NULL, 0, NULL, 0, pgmR3CmdAssertCR3, "", "Check the shadow CR3 mapping." },
654	#endif
655	{ "pgmsyncalways", 0, 0, NULL, 0, NULL, 0, pgmR3CmdSyncAlways, "", "Toggle permanent CR3 syncing." },
656	};
657	#endif
658
659
660
661
662	/*
663	* Shadow - 32-bit mode
664	*/
665	#define PGM_SHW_TYPE PGM_TYPE_32BIT
666	#define PGM_SHW_NAME(name) PGM_SHW_NAME_32BIT(name)
667	#define PGM_SHW_NAME_GC_STR(name) PGM_SHW_NAME_GC_32BIT_STR(name)
668	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_32BIT_STR(name)
669	#include "PGMShw.h"
670
671	/* Guest - real mode */
672	#define PGM_GST_TYPE PGM_TYPE_REAL
673	#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
674	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_REAL_STR(name)
675	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
676	#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_REAL(name)
677	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_32BIT_REAL_STR(name)
678	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_REAL_STR(name)
679	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
680	#include "PGMGst.h"
681	#include "PGMBth.h"
682	#undef BTH_PGMPOOLKIND_PT_FOR_PT
683	#undef PGM_BTH_NAME
684	#undef PGM_BTH_NAME_GC_STR
685	#undef PGM_BTH_NAME_R0_STR
686	#undef PGM_GST_TYPE
687	#undef PGM_GST_NAME
688	#undef PGM_GST_NAME_GC_STR
689	#undef PGM_GST_NAME_R0_STR
690
691	/* Guest - protected mode */
692	#define PGM_GST_TYPE PGM_TYPE_PROT
693	#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
694	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_PROT_STR(name)
695	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
696	#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_PROT(name)
697	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_32BIT_PROT_STR(name)
698	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_PROT_STR(name)
699	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
700	#include "PGMGst.h"
701	#include "PGMBth.h"
702	#undef BTH_PGMPOOLKIND_PT_FOR_PT
703	#undef PGM_BTH_NAME
704	#undef PGM_BTH_NAME_GC_STR
705	#undef PGM_BTH_NAME_R0_STR
706	#undef PGM_GST_TYPE
707	#undef PGM_GST_NAME
708	#undef PGM_GST_NAME_GC_STR
709	#undef PGM_GST_NAME_R0_STR
710
711	/* Guest - 32-bit mode */
712	#define PGM_GST_TYPE PGM_TYPE_32BIT
713	#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
714	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_32BIT_STR(name)
715	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
716	#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_32BIT(name)
717	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_32BIT_32BIT_STR(name)
718	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_32BIT_STR(name)
719	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT
720	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB
721	#include "PGMGst.h"
722	#include "PGMBth.h"
723	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
724	#undef BTH_PGMPOOLKIND_PT_FOR_PT
725	#undef PGM_BTH_NAME
726	#undef PGM_BTH_NAME_GC_STR
727	#undef PGM_BTH_NAME_R0_STR
728	#undef PGM_GST_TYPE
729	#undef PGM_GST_NAME
730	#undef PGM_GST_NAME_GC_STR
731	#undef PGM_GST_NAME_R0_STR
732
733	#undef PGM_SHW_TYPE
734	#undef PGM_SHW_NAME
735	#undef PGM_SHW_NAME_GC_STR
736	#undef PGM_SHW_NAME_R0_STR
737
738
739	/*
740	* Shadow - PAE mode
741	*/
742	#define PGM_SHW_TYPE PGM_TYPE_PAE
743	#define PGM_SHW_NAME(name) PGM_SHW_NAME_PAE(name)
744	#define PGM_SHW_NAME_GC_STR(name) PGM_SHW_NAME_GC_PAE_STR(name)
745	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_PAE_STR(name)
746	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
747	#include "PGMShw.h"
748
749	/* Guest - real mode */
750	#define PGM_GST_TYPE PGM_TYPE_REAL
751	#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
752	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_REAL_STR(name)
753	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
754	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
755	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_PAE_REAL_STR(name)
756	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_REAL_STR(name)
757	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
758	#include "PGMBth.h"
759	#undef BTH_PGMPOOLKIND_PT_FOR_PT
760	#undef PGM_BTH_NAME
761	#undef PGM_BTH_NAME_GC_STR
762	#undef PGM_BTH_NAME_R0_STR
763	#undef PGM_GST_TYPE
764	#undef PGM_GST_NAME
765	#undef PGM_GST_NAME_GC_STR
766	#undef PGM_GST_NAME_R0_STR
767
768	/* Guest - protected mode */
769	#define PGM_GST_TYPE PGM_TYPE_PROT
770	#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
771	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_PROT_STR(name)
772	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
773	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PROT(name)
774	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_PAE_PROT_STR(name)
775	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_PROT_STR(name)
776	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
777	#include "PGMBth.h"
778	#undef BTH_PGMPOOLKIND_PT_FOR_PT
779	#undef PGM_BTH_NAME
780	#undef PGM_BTH_NAME_GC_STR
781	#undef PGM_BTH_NAME_R0_STR
782	#undef PGM_GST_TYPE
783	#undef PGM_GST_NAME
784	#undef PGM_GST_NAME_GC_STR
785	#undef PGM_GST_NAME_R0_STR
786
787	/* Guest - 32-bit mode */
788	#define PGM_GST_TYPE PGM_TYPE_32BIT
789	#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
790	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_32BIT_STR(name)
791	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
792	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_32BIT(name)
793	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_PAE_32BIT_STR(name)
794	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_32BIT_STR(name)
795	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
796	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
797	#include "PGMBth.h"
798	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
799	#undef BTH_PGMPOOLKIND_PT_FOR_PT
800	#undef PGM_BTH_NAME
801	#undef PGM_BTH_NAME_GC_STR
802	#undef PGM_BTH_NAME_R0_STR
803	#undef PGM_GST_TYPE
804	#undef PGM_GST_NAME
805	#undef PGM_GST_NAME_GC_STR
806	#undef PGM_GST_NAME_R0_STR
807
808	/* Guest - PAE mode */
809	#define PGM_GST_TYPE PGM_TYPE_PAE
810	#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
811	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_PAE_STR(name)
812	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
813	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PAE(name)
814	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_PAE_PAE_STR(name)
815	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_PAE_STR(name)
816	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
817	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
818	#include "PGMGst.h"
819	#include "PGMBth.h"
820	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
821	#undef BTH_PGMPOOLKIND_PT_FOR_PT
822	#undef PGM_BTH_NAME
823	#undef PGM_BTH_NAME_GC_STR
824	#undef PGM_BTH_NAME_R0_STR
825	#undef PGM_GST_TYPE
826	#undef PGM_GST_NAME
827	#undef PGM_GST_NAME_GC_STR
828	#undef PGM_GST_NAME_R0_STR
829
830	#undef PGM_SHW_TYPE
831	#undef PGM_SHW_NAME
832	#undef PGM_SHW_NAME_GC_STR
833	#undef PGM_SHW_NAME_R0_STR
834
835
836	/*
837	* Shadow - AMD64 mode
838	*/
839	#define PGM_SHW_TYPE PGM_TYPE_AMD64
840	#define PGM_SHW_NAME(name) PGM_SHW_NAME_AMD64(name)
841	#define PGM_SHW_NAME_GC_STR(name) PGM_SHW_NAME_GC_AMD64_STR(name)
842	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_AMD64_STR(name)
843	#include "PGMShw.h"
844
845	/* Guest - AMD64 mode */
846	#define PGM_GST_TYPE PGM_TYPE_AMD64
847	#define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
848	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_AMD64_STR(name)
849	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
850	#define PGM_BTH_NAME(name) PGM_BTH_NAME_AMD64_AMD64(name)
851	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_AMD64_AMD64_STR(name)
852	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_AMD64_AMD64_STR(name)
853	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
854	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
855	#include "PGMGst.h"
856	#include "PGMBth.h"
857	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
858	#undef BTH_PGMPOOLKIND_PT_FOR_PT
859	#undef PGM_BTH_NAME
860	#undef PGM_BTH_NAME_GC_STR
861	#undef PGM_BTH_NAME_R0_STR
862	#undef PGM_GST_TYPE
863	#undef PGM_GST_NAME
864	#undef PGM_GST_NAME_GC_STR
865	#undef PGM_GST_NAME_R0_STR
866
867	#undef PGM_SHW_TYPE
868	#undef PGM_SHW_NAME
869	#undef PGM_SHW_NAME_GC_STR
870	#undef PGM_SHW_NAME_R0_STR
871
872	/*
873	* Shadow - Nested paging mode
874	*/
875	#define PGM_SHW_TYPE PGM_TYPE_NESTED
876	#define PGM_SHW_NAME(name) PGM_SHW_NAME_NESTED(name)
877	#define PGM_SHW_NAME_GC_STR(name) PGM_SHW_NAME_GC_NESTED_STR(name)
878	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_NESTED_STR(name)
879	#include "PGMShw.h"
880
881	/* Guest - real mode */
882	#define PGM_GST_TYPE PGM_TYPE_REAL
883	#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
884	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_REAL_STR(name)
885	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
886	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_REAL(name)
887	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_NESTED_REAL_STR(name)
888	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_REAL_STR(name)
889	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
890	#include "PGMBth.h"
891	#undef BTH_PGMPOOLKIND_PT_FOR_PT
892	#undef PGM_BTH_NAME
893	#undef PGM_BTH_NAME_GC_STR
894	#undef PGM_BTH_NAME_R0_STR
895	#undef PGM_GST_TYPE
896	#undef PGM_GST_NAME
897	#undef PGM_GST_NAME_GC_STR
898	#undef PGM_GST_NAME_R0_STR
899
900	/* Guest - protected mode */
901	#define PGM_GST_TYPE PGM_TYPE_PROT
902	#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
903	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_PROT_STR(name)
904	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
905	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PROT(name)
906	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_NESTED_PROT_STR(name)
907	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_PROT_STR(name)
908	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
909	#include "PGMBth.h"
910	#undef BTH_PGMPOOLKIND_PT_FOR_PT
911	#undef PGM_BTH_NAME
912	#undef PGM_BTH_NAME_GC_STR
913	#undef PGM_BTH_NAME_R0_STR
914	#undef PGM_GST_TYPE
915	#undef PGM_GST_NAME
916	#undef PGM_GST_NAME_GC_STR
917	#undef PGM_GST_NAME_R0_STR
918
919	/* Guest - 32-bit mode */
920	#define PGM_GST_TYPE PGM_TYPE_32BIT
921	#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
922	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_32BIT_STR(name)
923	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
924	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_32BIT(name)
925	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_NESTED_32BIT_STR(name)
926	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_32BIT_STR(name)
927	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
928	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
929	#include "PGMBth.h"
930	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
931	#undef BTH_PGMPOOLKIND_PT_FOR_PT
932	#undef PGM_BTH_NAME
933	#undef PGM_BTH_NAME_GC_STR
934	#undef PGM_BTH_NAME_R0_STR
935	#undef PGM_GST_TYPE
936	#undef PGM_GST_NAME
937	#undef PGM_GST_NAME_GC_STR
938	#undef PGM_GST_NAME_R0_STR
939
940	/* Guest - PAE mode */
941	#define PGM_GST_TYPE PGM_TYPE_PAE
942	#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
943	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_PAE_STR(name)
944	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
945	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PAE(name)
946	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_NESTED_PAE_STR(name)
947	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_PAE_STR(name)
948	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
949	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
950	#include "PGMBth.h"
951	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
952	#undef BTH_PGMPOOLKIND_PT_FOR_PT
953	#undef PGM_BTH_NAME
954	#undef PGM_BTH_NAME_GC_STR
955	#undef PGM_BTH_NAME_R0_STR
956	#undef PGM_GST_TYPE
957	#undef PGM_GST_NAME
958	#undef PGM_GST_NAME_GC_STR
959	#undef PGM_GST_NAME_R0_STR
960
961	/* Guest - AMD64 mode */
962	#define PGM_GST_TYPE PGM_TYPE_AMD64
963	#define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
964	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_AMD64_STR(name)
965	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
966	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_AMD64(name)
967	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_NESTED_AMD64_STR(name)
968	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_AMD64_STR(name)
969	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
970	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
971	#include "PGMBth.h"
972	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
973	#undef BTH_PGMPOOLKIND_PT_FOR_PT
974	#undef PGM_BTH_NAME
975	#undef PGM_BTH_NAME_GC_STR
976	#undef PGM_BTH_NAME_R0_STR
977	#undef PGM_GST_TYPE
978	#undef PGM_GST_NAME
979	#undef PGM_GST_NAME_GC_STR
980	#undef PGM_GST_NAME_R0_STR
981
982	#undef PGM_SHW_TYPE
983	#undef PGM_SHW_NAME
984	#undef PGM_SHW_NAME_GC_STR
985	#undef PGM_SHW_NAME_R0_STR
986
987	/*
988	* Shadow - EPT
989	*/
990	#define PGM_SHW_TYPE PGM_TYPE_EPT
991	#define PGM_SHW_NAME(name) PGM_SHW_NAME_EPT(name)
992	#define PGM_SHW_NAME_GC_STR(name) PGM_SHW_NAME_GC_EPT_STR(name)
993	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_EPT_STR(name)
994	#include "PGMShw.h"
995
996	/* Guest - real mode */
997	#define PGM_GST_TYPE PGM_TYPE_REAL
998	#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
999	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_REAL_STR(name)
1000	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
1001	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_REAL(name)
1002	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_EPT_REAL_STR(name)
1003	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_REAL_STR(name)
1004	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
1005	#include "PGMBth.h"
1006	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1007	#undef PGM_BTH_NAME
1008	#undef PGM_BTH_NAME_GC_STR
1009	#undef PGM_BTH_NAME_R0_STR
1010	#undef PGM_GST_TYPE
1011	#undef PGM_GST_NAME
1012	#undef PGM_GST_NAME_GC_STR
1013	#undef PGM_GST_NAME_R0_STR
1014
1015	/* Guest - protected mode */
1016	#define PGM_GST_TYPE PGM_TYPE_PROT
1017	#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
1018	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_PROT_STR(name)
1019	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
1020	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PROT(name)
1021	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_EPT_PROT_STR(name)
1022	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_PROT_STR(name)
1023	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
1024	#include "PGMBth.h"
1025	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1026	#undef PGM_BTH_NAME
1027	#undef PGM_BTH_NAME_GC_STR
1028	#undef PGM_BTH_NAME_R0_STR
1029	#undef PGM_GST_TYPE
1030	#undef PGM_GST_NAME
1031	#undef PGM_GST_NAME_GC_STR
1032	#undef PGM_GST_NAME_R0_STR
1033
1034	/* Guest - 32-bit mode */
1035	#define PGM_GST_TYPE PGM_TYPE_32BIT
1036	#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
1037	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_32BIT_STR(name)
1038	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
1039	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_32BIT(name)
1040	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_EPT_32BIT_STR(name)
1041	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_32BIT_STR(name)
1042	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
1043	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
1044	#include "PGMBth.h"
1045	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1046	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1047	#undef PGM_BTH_NAME
1048	#undef PGM_BTH_NAME_GC_STR
1049	#undef PGM_BTH_NAME_R0_STR
1050	#undef PGM_GST_TYPE
1051	#undef PGM_GST_NAME
1052	#undef PGM_GST_NAME_GC_STR
1053	#undef PGM_GST_NAME_R0_STR
1054
1055	/* Guest - PAE mode */
1056	#define PGM_GST_TYPE PGM_TYPE_PAE
1057	#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
1058	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_PAE_STR(name)
1059	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
1060	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PAE(name)
1061	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_EPT_PAE_STR(name)
1062	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_PAE_STR(name)
1063	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1064	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1065	#include "PGMBth.h"
1066	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1067	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1068	#undef PGM_BTH_NAME
1069	#undef PGM_BTH_NAME_GC_STR
1070	#undef PGM_BTH_NAME_R0_STR
1071	#undef PGM_GST_TYPE
1072	#undef PGM_GST_NAME
1073	#undef PGM_GST_NAME_GC_STR
1074	#undef PGM_GST_NAME_R0_STR
1075
1076	/* Guest - AMD64 mode */
1077	#define PGM_GST_TYPE PGM_TYPE_AMD64
1078	#define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
1079	#define PGM_GST_NAME_GC_STR(name) PGM_GST_NAME_GC_AMD64_STR(name)
1080	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
1081	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_AMD64(name)
1082	#define PGM_BTH_NAME_GC_STR(name) PGM_BTH_NAME_GC_EPT_AMD64_STR(name)
1083	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_AMD64_STR(name)
1084	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1085	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1086	#include "PGMBth.h"
1087	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1088	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1089	#undef PGM_BTH_NAME
1090	#undef PGM_BTH_NAME_GC_STR
1091	#undef PGM_BTH_NAME_R0_STR
1092	#undef PGM_GST_TYPE
1093	#undef PGM_GST_NAME
1094	#undef PGM_GST_NAME_GC_STR
1095	#undef PGM_GST_NAME_R0_STR
1096
1097	#undef PGM_SHW_TYPE
1098	#undef PGM_SHW_NAME
1099	#undef PGM_SHW_NAME_GC_STR
1100	#undef PGM_SHW_NAME_R0_STR
1101
1102	/**
1103	* Initiates the paging of VM.
1104	*
1105	* @returns VBox status code.
1106	* @param pVM Pointer to VM structure.
1107	*/
1108	PGMR3DECL(int) PGMR3Init(PVM pVM)
1109	{
1110	LogFlow(("PGMR3Init:\n"));
1111
1112	/*
1113	* Assert alignment and sizes.
1114	*/
1115	AssertRelease(sizeof(pVM->pgm.s) <= sizeof(pVM->pgm.padding));
1116
1117	/*
1118	* Init the structure.
1119	*/
1120	pVM->pgm.s.offVM = RT_OFFSETOF(VM, pgm.s);
1121	pVM->pgm.s.enmShadowMode = PGMMODE_INVALID;
1122	pVM->pgm.s.enmGuestMode = PGMMODE_INVALID;
1123	pVM->pgm.s.enmHostMode = SUPPAGINGMODE_INVALID;
1124	pVM->pgm.s.GCPhysCR3 = NIL_RTGCPHYS;
1125	pVM->pgm.s.GCPhysGstCR3Monitored = NIL_RTGCPHYS;
1126	pVM->pgm.s.fA20Enabled = true;
1127	pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(32) - 1; /* default; checked later */
1128	pVM->pgm.s.pGstPaePDPTHC = NULL;
1129	pVM->pgm.s.pGstPaePDPTGC = 0;
1130	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apGstPaePDsHC); i++)
1131	{
1132	pVM->pgm.s.apGstPaePDsHC[i] = NULL;
1133	pVM->pgm.s.apGstPaePDsGC[i] = 0;
1134	pVM->pgm.s.aGCPhysGstPaePDs[i] = NIL_RTGCPHYS;
1135	pVM->pgm.s.aGCPhysGstPaePDsMonitored[i] = NIL_RTGCPHYS;
1136	}
1137
1138	#ifdef VBOX_STRICT
1139	VMR3AtStateRegister(pVM, pgmR3ResetNoMorePhysWritesFlag, NULL);
1140	#endif
1141
1142	/*
1143	* Get the configured RAM size - to estimate saved state size.
1144	*/
1145	uint64_t cbRam;
1146	int rc = CFGMR3QueryU64(CFGMR3GetRoot(pVM), "RamSize", &cbRam);
1147	if (rc == VERR_CFGM_VALUE_NOT_FOUND)
1148	cbRam = pVM->pgm.s.cbRamSize = 0;
1149	else if (VBOX_SUCCESS(rc))
1150	{
1151	if (cbRam < PAGE_SIZE)
1152	cbRam = 0;
1153	cbRam = RT_ALIGN_64(cbRam, PAGE_SIZE);
1154	pVM->pgm.s.cbRamSize = (RTUINT)cbRam;
1155	}
1156	else
1157	{
1158	AssertMsgFailed(("Configuration error: Failed to query integer \"RamSize\", rc=%Vrc.\n", rc));
1159	return rc;
1160	}
1161
1162	/*
1163	* Register saved state data unit.
1164	*/
1165	rc = SSMR3RegisterInternal(pVM, "pgm", 1, PGM_SAVED_STATE_VERSION, (size_t)cbRam + sizeof(PGM),
1166	NULL, pgmR3Save, NULL,
1167	NULL, pgmR3Load, NULL);
1168	if (VBOX_FAILURE(rc))
1169	return rc;
1170
1171	/*
1172	* Initialize the PGM critical section and flush the phys TLBs
1173	*/
1174	rc = PDMR3CritSectInit(pVM, &pVM->pgm.s.CritSect, "PGM");
1175	AssertRCReturn(rc, rc);
1176
1177	PGMR3PhysChunkInvalidateTLB(pVM);
1178	PGMPhysInvalidatePageR3MapTLB(pVM);
1179	PGMPhysInvalidatePageR0MapTLB(pVM);
1180	PGMPhysInvalidatePageGCMapTLB(pVM);
1181
1182	/*
1183	* Trees
1184	*/
1185	rc = MMHyperAlloc(pVM, sizeof(PGMTREES), 0, MM_TAG_PGM, (void **)&pVM->pgm.s.pTreesHC);
1186	if (VBOX_SUCCESS(rc))
1187	{
1188	pVM->pgm.s.pTreesGC = MMHyperHC2GC(pVM, pVM->pgm.s.pTreesHC);
1189
1190	/*
1191	* Alocate the zero page.
1192	*/
1193	rc = MMHyperAlloc(pVM, PAGE_SIZE, PAGE_SIZE, MM_TAG_PGM, &pVM->pgm.s.pvZeroPgR3);
1194	}
1195	if (VBOX_SUCCESS(rc))
1196	{
1197	pVM->pgm.s.pvZeroPgGC = MMHyperR3ToRC(pVM, pVM->pgm.s.pvZeroPgR3);
1198	pVM->pgm.s.pvZeroPgR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pvZeroPgR3);
1199	AssertRelease(pVM->pgm.s.pvZeroPgR0 != NIL_RTHCPHYS);
1200	pVM->pgm.s.HCPhysZeroPg = MMR3HyperHCVirt2HCPhys(pVM, pVM->pgm.s.pvZeroPgR3);
1201	AssertRelease(pVM->pgm.s.HCPhysZeroPg != NIL_RTHCPHYS);
1202
1203	/*
1204	* Init the paging.
1205	*/
1206	rc = pgmR3InitPaging(pVM);
1207	}
1208	if (VBOX_SUCCESS(rc))
1209	{
1210	/*
1211	* Init the page pool.
1212	*/
1213	rc = pgmR3PoolInit(pVM);
1214	}
1215	if (VBOX_SUCCESS(rc))
1216	{
1217	/*
1218	* Info & statistics
1219	*/
1220	DBGFR3InfoRegisterInternal(pVM, "mode",
1221	"Shows the current paging mode. "
1222	"Recognizes 'all', 'guest', 'shadow' and 'host' as arguments, defaulting to 'all' if nothing's given.",
1223	pgmR3InfoMode);
1224	DBGFR3InfoRegisterInternal(pVM, "pgmcr3",
1225	"Dumps all the entries in the top level paging table. No arguments.",
1226	pgmR3InfoCr3);
1227	DBGFR3InfoRegisterInternal(pVM, "phys",
1228	"Dumps all the physical address ranges. No arguments.",
1229	pgmR3PhysInfo);
1230	DBGFR3InfoRegisterInternal(pVM, "handlers",
1231	"Dumps physical, virtual and hyper virtual handlers. "
1232	"Pass 'phys', 'virt', 'hyper' as argument if only one kind is wanted."
1233	"Add 'nost' if the statistics are unwanted, use together with 'all' or explicit selection.",
1234	pgmR3InfoHandlers);
1235	DBGFR3InfoRegisterInternal(pVM, "mappings",
1236	"Dumps guest mappings.",
1237	pgmR3MapInfo);
1238
1239	STAM_REL_REG(pVM, &pVM->pgm.s.cGuestModeChanges, STAMTYPE_COUNTER, "/PGM/cGuestModeChanges", STAMUNIT_OCCURENCES, "Number of guest mode changes.");
1240	#ifdef VBOX_WITH_STATISTICS
1241	pgmR3InitStats(pVM);
1242	#endif
1243	#ifdef VBOX_WITH_DEBUGGER
1244	/*
1245	* Debugger commands.
1246	*/
1247	static bool fRegisteredCmds = false;
1248	if (!fRegisteredCmds)
1249	{
1250	int rc = DBGCRegisterCommands(&g_aCmds[0], RT_ELEMENTS(g_aCmds));
1251	if (VBOX_SUCCESS(rc))
1252	fRegisteredCmds = true;
1253	}
1254	#endif
1255	return VINF_SUCCESS;
1256	}
1257
1258	/* Almost no cleanup necessary, MM frees all memory. */
1259	PDMR3CritSectDelete(&pVM->pgm.s.CritSect);
1260
1261	return rc;
1262	}
1263
1264
1265	/**
1266	* Init paging.
1267	*
1268	* Since we need to check what mode the host is operating in before we can choose
1269	* the right paging functions for the host we have to delay this until R0 has
1270	* been initialized.
1271	*
1272	* @returns VBox status code.
1273	* @param pVM VM handle.
1274	*/
1275	static int pgmR3InitPaging(PVM pVM)
1276	{
1277	/*
1278	* Force a recalculation of modes and switcher so everyone gets notified.
1279	*/
1280	pVM->pgm.s.enmShadowMode = PGMMODE_INVALID;
1281	pVM->pgm.s.enmGuestMode = PGMMODE_INVALID;
1282	pVM->pgm.s.enmHostMode = SUPPAGINGMODE_INVALID;
1283
1284	/*
1285	* Allocate static mapping space for whatever the cr3 register
1286	* points to and in the case of PAE mode to the 4 PDs.
1287	*/
1288	int rc = MMR3HyperReserve(pVM, PAGE_SIZE * 5, "CR3 mapping", &pVM->pgm.s.GCPtrCR3Mapping);
1289	if (VBOX_FAILURE(rc))
1290	{
1291	AssertMsgFailed(("Failed to reserve two pages for cr mapping in HMA, rc=%Vrc\n", rc));
1292	return rc;
1293	}
1294	MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1295
1296	/*
1297	* Allocate pages for the three possible intermediate contexts
1298	* (AMD64, PAE and plain 32-Bit). We maintain all three contexts
1299	* for the sake of simplicity. The AMD64 uses the PAE for the
1300	* lower levels, making the total number of pages 11 (3 + 7 + 1).
1301	*
1302	* We assume that two page tables will be enought for the core code
1303	* mappings (HC virtual and identity).
1304	*/
1305	pVM->pgm.s.pInterPD = (PX86PD)MMR3PageAllocLow(pVM);
1306	pVM->pgm.s.apInterPTs[0] = (PX86PT)MMR3PageAllocLow(pVM);
1307	pVM->pgm.s.apInterPTs[1] = (PX86PT)MMR3PageAllocLow(pVM);
1308	pVM->pgm.s.apInterPaePTs[0] = (PX86PTPAE)MMR3PageAlloc(pVM);
1309	pVM->pgm.s.apInterPaePTs[1] = (PX86PTPAE)MMR3PageAlloc(pVM);
1310	pVM->pgm.s.apInterPaePDs[0] = (PX86PDPAE)MMR3PageAlloc(pVM);
1311	pVM->pgm.s.apInterPaePDs[1] = (PX86PDPAE)MMR3PageAlloc(pVM);
1312	pVM->pgm.s.apInterPaePDs[2] = (PX86PDPAE)MMR3PageAlloc(pVM);
1313	pVM->pgm.s.apInterPaePDs[3] = (PX86PDPAE)MMR3PageAlloc(pVM);
1314	pVM->pgm.s.pInterPaePDPT = (PX86PDPT)MMR3PageAllocLow(pVM);
1315	pVM->pgm.s.pInterPaePDPT64 = (PX86PDPT)MMR3PageAllocLow(pVM);
1316	pVM->pgm.s.pInterPaePML4 = (PX86PML4)MMR3PageAllocLow(pVM);
1317	if ( !pVM->pgm.s.pInterPD
1318	\|\| !pVM->pgm.s.apInterPTs[0]
1319	\|\| !pVM->pgm.s.apInterPTs[1]
1320	\|\| !pVM->pgm.s.apInterPaePTs[0]
1321	\|\| !pVM->pgm.s.apInterPaePTs[1]
1322	\|\| !pVM->pgm.s.apInterPaePDs[0]
1323	\|\| !pVM->pgm.s.apInterPaePDs[1]
1324	\|\| !pVM->pgm.s.apInterPaePDs[2]
1325	\|\| !pVM->pgm.s.apInterPaePDs[3]
1326	\|\| !pVM->pgm.s.pInterPaePDPT
1327	\|\| !pVM->pgm.s.pInterPaePDPT64
1328	\|\| !pVM->pgm.s.pInterPaePML4)
1329	{
1330	AssertMsgFailed(("Failed to allocate pages for the intermediate context!\n"));
1331	return VERR_NO_PAGE_MEMORY;
1332	}
1333
1334	pVM->pgm.s.HCPhysInterPD = MMPage2Phys(pVM, pVM->pgm.s.pInterPD);
1335	AssertRelease(pVM->pgm.s.HCPhysInterPD != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPD & PAGE_OFFSET_MASK));
1336	pVM->pgm.s.HCPhysInterPaePDPT = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT);
1337	AssertRelease(pVM->pgm.s.HCPhysInterPaePDPT != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPaePDPT & PAGE_OFFSET_MASK));
1338	pVM->pgm.s.HCPhysInterPaePML4 = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePML4);
1339	AssertRelease(pVM->pgm.s.HCPhysInterPaePML4 != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPaePML4 & PAGE_OFFSET_MASK));
1340
1341	/*
1342	* Initialize the pages, setting up the PML4 and PDPT for repetitive 4GB action.
1343	*/
1344	ASMMemZeroPage(pVM->pgm.s.pInterPD);
1345	ASMMemZeroPage(pVM->pgm.s.apInterPTs[0]);
1346	ASMMemZeroPage(pVM->pgm.s.apInterPTs[1]);
1347
1348	ASMMemZeroPage(pVM->pgm.s.apInterPaePTs[0]);
1349	ASMMemZeroPage(pVM->pgm.s.apInterPaePTs[1]);
1350
1351	ASMMemZeroPage(pVM->pgm.s.pInterPaePDPT);
1352	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apInterPaePDs); i++)
1353	{
1354	ASMMemZeroPage(pVM->pgm.s.apInterPaePDs[i]);
1355	pVM->pgm.s.pInterPaePDPT->a[i].u = X86_PDPE_P \| PGM_PLXFLAGS_PERMANENT
1356	\| MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[i]);
1357	}
1358
1359	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.pInterPaePDPT64->a); i++)
1360	{
1361	const unsigned iPD = i % RT_ELEMENTS(pVM->pgm.s.apInterPaePDs);
1362	pVM->pgm.s.pInterPaePDPT64->a[i].u = X86_PDPE_P \| X86_PDPE_RW \| X86_PDPE_US \| X86_PDPE_A \| PGM_PLXFLAGS_PERMANENT
1363	\| MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[iPD]);
1364	}
1365
1366	RTHCPHYS HCPhysInterPaePDPT64 = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT64);
1367	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.pInterPaePML4->a); i++)
1368	pVM->pgm.s.pInterPaePML4->a[i].u = X86_PML4E_P \| X86_PML4E_RW \| X86_PML4E_US \| X86_PML4E_A \| PGM_PLXFLAGS_PERMANENT
1369	\| HCPhysInterPaePDPT64;
1370
1371	/*
1372	* Allocate pages for the three possible guest contexts (AMD64, PAE and plain 32-Bit).
1373	* We allocate pages for all three posibilities to in order to simplify mappings and
1374	* avoid resource failure during mode switches. So, we need to cover all levels of the
1375	* of the first 4GB down to PD level.
1376	* As with the intermediate context, AMD64 uses the PAE PDPT and PDs.
1377	*/
1378	pVM->pgm.s.pHC32BitPD = (PX86PD)MMR3PageAllocLow(pVM);
1379	pVM->pgm.s.apHCPaePDs[0] = (PX86PDPAE)MMR3PageAlloc(pVM);
1380	pVM->pgm.s.apHCPaePDs[1] = (PX86PDPAE)MMR3PageAlloc(pVM);
1381	AssertRelease((uintptr_t)pVM->pgm.s.apHCPaePDs[0] + PAGE_SIZE == (uintptr_t)pVM->pgm.s.apHCPaePDs[1]);
1382	pVM->pgm.s.apHCPaePDs[2] = (PX86PDPAE)MMR3PageAlloc(pVM);
1383	AssertRelease((uintptr_t)pVM->pgm.s.apHCPaePDs[1] + PAGE_SIZE == (uintptr_t)pVM->pgm.s.apHCPaePDs[2]);
1384	pVM->pgm.s.apHCPaePDs[3] = (PX86PDPAE)MMR3PageAlloc(pVM);
1385	AssertRelease((uintptr_t)pVM->pgm.s.apHCPaePDs[2] + PAGE_SIZE == (uintptr_t)pVM->pgm.s.apHCPaePDs[3]);
1386	pVM->pgm.s.pHCPaePDPT = (PX86PDPT)MMR3PageAllocLow(pVM);
1387	pVM->pgm.s.pHCNestedRoot = MMR3PageAllocLow(pVM);
1388
1389	if ( !pVM->pgm.s.pHC32BitPD
1390	\|\| !pVM->pgm.s.apHCPaePDs[0]
1391	\|\| !pVM->pgm.s.apHCPaePDs[1]
1392	\|\| !pVM->pgm.s.apHCPaePDs[2]
1393	\|\| !pVM->pgm.s.apHCPaePDs[3]
1394	\|\| !pVM->pgm.s.pHCPaePDPT
1395	\|\| !pVM->pgm.s.pHCNestedRoot)
1396	{
1397	AssertMsgFailed(("Failed to allocate pages for the intermediate context!\n"));
1398	return VERR_NO_PAGE_MEMORY;
1399	}
1400
1401	/* get physical addresses. */
1402	pVM->pgm.s.HCPhys32BitPD = MMPage2Phys(pVM, pVM->pgm.s.pHC32BitPD);
1403	Assert(MMPagePhys2Page(pVM, pVM->pgm.s.HCPhys32BitPD) == pVM->pgm.s.pHC32BitPD);
1404	pVM->pgm.s.aHCPhysPaePDs[0] = MMPage2Phys(pVM, pVM->pgm.s.apHCPaePDs[0]);
1405	pVM->pgm.s.aHCPhysPaePDs[1] = MMPage2Phys(pVM, pVM->pgm.s.apHCPaePDs[1]);
1406	pVM->pgm.s.aHCPhysPaePDs[2] = MMPage2Phys(pVM, pVM->pgm.s.apHCPaePDs[2]);
1407	pVM->pgm.s.aHCPhysPaePDs[3] = MMPage2Phys(pVM, pVM->pgm.s.apHCPaePDs[3]);
1408	pVM->pgm.s.HCPhysPaePDPT = MMPage2Phys(pVM, pVM->pgm.s.pHCPaePDPT);
1409	pVM->pgm.s.HCPhysNestedRoot = MMPage2Phys(pVM, pVM->pgm.s.pHCNestedRoot);
1410
1411	/*
1412	* Initialize the pages, setting up the PML4 and PDPT for action below 4GB.
1413	*/
1414	ASMMemZero32(pVM->pgm.s.pHC32BitPD, PAGE_SIZE);
1415	ASMMemZero32(pVM->pgm.s.pHCPaePDPT, PAGE_SIZE);
1416	ASMMemZero32(pVM->pgm.s.pHCNestedRoot, PAGE_SIZE);
1417	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apHCPaePDs); i++)
1418	{
1419	ASMMemZero32(pVM->pgm.s.apHCPaePDs[i], PAGE_SIZE);
1420	pVM->pgm.s.pHCPaePDPT->a[i].u = X86_PDPE_P \| PGM_PLXFLAGS_PERMANENT \| pVM->pgm.s.aHCPhysPaePDs[i];
1421	/* The flags will be corrected when entering and leaving long mode. */
1422	}
1423
1424	CPUMSetHyperCR3(pVM, (uint32_t)pVM->pgm.s.HCPhys32BitPD);
1425
1426	/*
1427	* Initialize paging workers and mode from current host mode
1428	* and the guest running in real mode.
1429	*/
1430	pVM->pgm.s.enmHostMode = SUPGetPagingMode();
1431	switch (pVM->pgm.s.enmHostMode)
1432	{
1433	case SUPPAGINGMODE_32_BIT:
1434	case SUPPAGINGMODE_32_BIT_GLOBAL:
1435	case SUPPAGINGMODE_PAE:
1436	case SUPPAGINGMODE_PAE_GLOBAL:
1437	case SUPPAGINGMODE_PAE_NX:
1438	case SUPPAGINGMODE_PAE_GLOBAL_NX:
1439	break;
1440
1441	case SUPPAGINGMODE_AMD64:
1442	case SUPPAGINGMODE_AMD64_GLOBAL:
1443	case SUPPAGINGMODE_AMD64_NX:
1444	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
1445	#ifndef VBOX_WITH_HYBIRD_32BIT_KERNEL
1446	if (ARCH_BITS != 64)
1447	{
1448	AssertMsgFailed(("Host mode %d (64-bit) is not supported by non-64bit builds\n", pVM->pgm.s.enmHostMode));
1449	LogRel(("Host mode %d (64-bit) is not supported by non-64bit builds\n", pVM->pgm.s.enmHostMode));
1450	return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
1451	}
1452	#endif
1453	break;
1454	default:
1455	AssertMsgFailed(("Host mode %d is not supported\n", pVM->pgm.s.enmHostMode));
1456	return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
1457	}
1458	rc = pgmR3ModeDataInit(pVM, false /* don't resolve GC and R0 syms yet */);
1459	if (VBOX_SUCCESS(rc))
1460	rc = PGMR3ChangeMode(pVM, PGMMODE_REAL);
1461	if (VBOX_SUCCESS(rc))
1462	{
1463	LogFlow(("pgmR3InitPaging: returns successfully\n"));
1464	#if HC_ARCH_BITS == 64
1465	LogRel(("Debug: HCPhys32BitPD=%VHp aHCPhysPaePDs={%VHp,%VHp,%VHp,%VHp} HCPhysPaePDPT=%VHp HCPhysPaePML4=%VHp\n",
1466	pVM->pgm.s.HCPhys32BitPD, pVM->pgm.s.aHCPhysPaePDs[0], pVM->pgm.s.aHCPhysPaePDs[1], pVM->pgm.s.aHCPhysPaePDs[2], pVM->pgm.s.aHCPhysPaePDs[3],
1467	pVM->pgm.s.HCPhysPaePDPT, pVM->pgm.s.HCPhysPaePML4));
1468	LogRel(("Debug: HCPhysInterPD=%VHp HCPhysInterPaePDPT=%VHp HCPhysInterPaePML4=%VHp\n",
1469	pVM->pgm.s.HCPhysInterPD, pVM->pgm.s.HCPhysInterPaePDPT, pVM->pgm.s.HCPhysInterPaePML4));
1470	LogRel(("Debug: apInterPTs={%VHp,%VHp} apInterPaePTs={%VHp,%VHp} apInterPaePDs={%VHp,%VHp,%VHp,%VHp} pInterPaePDPT64=%VHp\n",
1471	MMPage2Phys(pVM, pVM->pgm.s.apInterPTs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPTs[1]),
1472	MMPage2Phys(pVM, pVM->pgm.s.apInterPaePTs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePTs[1]),
1473	MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[1]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[2]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[3]),
1474	MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT64)));
1475	#endif
1476
1477	return VINF_SUCCESS;
1478	}
1479
1480	LogFlow(("pgmR3InitPaging: returns %Vrc\n", rc));
1481	return rc;
1482	}
1483
1484
1485	#ifdef VBOX_WITH_STATISTICS
1486	/**
1487	* Init statistics
1488	*/
1489	static void pgmR3InitStats(PVM pVM)
1490	{
1491	PPGM pPGM = &pVM->pgm.s;
1492	STAM_REG(pVM, &pPGM->StatGCInvalidatePage, STAMTYPE_PROFILE, "/PGM/GC/InvalidatePage", STAMUNIT_TICKS_PER_CALL, "PGMGCInvalidatePage() profiling.");
1493	STAM_REG(pVM, &pPGM->StatGCInvalidatePage4KBPages, STAMTYPE_COUNTER, "/PGM/GC/InvalidatePage/4KBPages", STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() was called for a 4KB page.");
1494	STAM_REG(pVM, &pPGM->StatGCInvalidatePage4MBPages, STAMTYPE_COUNTER, "/PGM/GC/InvalidatePage/4MBPages", STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() was called for a 4MB page.");
1495	STAM_REG(pVM, &pPGM->StatGCInvalidatePage4MBPagesSkip, STAMTYPE_COUNTER, "/PGM/GC/InvalidatePage/4MBPagesSkip",STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() skipped a 4MB page.");
1496	STAM_REG(pVM, &pPGM->StatGCInvalidatePagePDMappings, STAMTYPE_COUNTER, "/PGM/GC/InvalidatePage/PDMappings", STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() was called for a page directory containing mappings (no conflict).");
1497	STAM_REG(pVM, &pPGM->StatGCInvalidatePagePDNAs, STAMTYPE_COUNTER, "/PGM/GC/InvalidatePage/PDNAs", STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() was called for a not accessed page directory.");
1498	STAM_REG(pVM, &pPGM->StatGCInvalidatePagePDNPs, STAMTYPE_COUNTER, "/PGM/GC/InvalidatePage/PDNPs", STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() was called for a not present page directory.");
1499	STAM_REG(pVM, &pPGM->StatGCInvalidatePagePDOutOfSync, STAMTYPE_COUNTER, "/PGM/GC/InvalidatePage/PDOutOfSync", STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() was called for an out of sync page directory.");
1500	STAM_REG(pVM, &pPGM->StatGCInvalidatePageSkipped, STAMTYPE_COUNTER, "/PGM/GC/InvalidatePage/Skipped", STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() was skipped due to not present shw or pending pending SyncCR3.");
1501	STAM_REG(pVM, &pPGM->StatGCSyncPT, STAMTYPE_PROFILE, "/PGM/GC/SyncPT", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMGCSyncPT() body.");
1502	STAM_REG(pVM, &pPGM->StatGCAccessedPage, STAMTYPE_COUNTER, "/PGM/GC/AccessedPage", STAMUNIT_OCCURENCES, "The number of pages marked not present for accessed bit emulation.");
1503	STAM_REG(pVM, &pPGM->StatGCDirtyPage, STAMTYPE_COUNTER, "/PGM/GC/DirtyPage/Mark", STAMUNIT_OCCURENCES, "The number of pages marked read-only for dirty bit tracking.");
1504	STAM_REG(pVM, &pPGM->StatGCDirtyPageBig, STAMTYPE_COUNTER, "/PGM/GC/DirtyPage/MarkBig", STAMUNIT_OCCURENCES, "The number of 4MB pages marked read-only for dirty bit tracking.");
1505	STAM_REG(pVM, &pPGM->StatGCDirtyPageTrap, STAMTYPE_COUNTER, "/PGM/GC/DirtyPage/Trap", STAMUNIT_OCCURENCES, "The number of traps generated for dirty bit tracking.");
1506	STAM_REG(pVM, &pPGM->StatGCDirtyPageSkipped, STAMTYPE_COUNTER, "/PGM/GC/DirtyPage/Skipped", STAMUNIT_OCCURENCES, "The number of pages already dirty or readonly.");
1507	STAM_REG(pVM, &pPGM->StatGCDirtiedPage, STAMTYPE_COUNTER, "/PGM/GC/DirtyPage/SetDirty", STAMUNIT_OCCURENCES, "The number of pages marked dirty because of write accesses.");
1508	STAM_REG(pVM, &pPGM->StatGCDirtyTrackRealPF, STAMTYPE_COUNTER, "/PGM/GC/DirtyPage/RealPF", STAMUNIT_OCCURENCES, "The number of real pages faults during dirty bit tracking.");
1509	STAM_REG(pVM, &pPGM->StatGCPageAlreadyDirty, STAMTYPE_COUNTER, "/PGM/GC/DirtyPage/AlreadySet", STAMUNIT_OCCURENCES, "The number of pages already marked dirty because of write accesses.");
1510	STAM_REG(pVM, &pPGM->StatGCDirtyBitTracking, STAMTYPE_PROFILE, "/PGM/GC/DirtyPage", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMTrackDirtyBit() body.");
1511	STAM_REG(pVM, &pPGM->StatGCSyncPTAlloc, STAMTYPE_COUNTER, "/PGM/GC/SyncPT/Alloc", STAMUNIT_OCCURENCES, "The number of times PGMGCSyncPT() needed to allocate page tables.");
1512	STAM_REG(pVM, &pPGM->StatGCSyncPTConflict, STAMTYPE_COUNTER, "/PGM/GC/SyncPT/Conflicts", STAMUNIT_OCCURENCES, "The number of times PGMGCSyncPT() detected conflicts.");
1513	STAM_REG(pVM, &pPGM->StatGCSyncPTFailed, STAMTYPE_COUNTER, "/PGM/GC/SyncPT/Failed", STAMUNIT_OCCURENCES, "The number of times PGMGCSyncPT() failed.");
1514
1515	STAM_REG(pVM, &pPGM->StatGCTrap0e, STAMTYPE_PROFILE, "/PGM/GC/Trap0e", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMGCTrap0eHandler() body.");
1516	STAM_REG(pVM, &pPGM->StatCheckPageFault, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time/CheckPageFault", STAMUNIT_TICKS_PER_CALL, "Profiling of checking for dirty/access emulation faults.");
1517	STAM_REG(pVM, &pPGM->StatLazySyncPT, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time/SyncPT", STAMUNIT_TICKS_PER_CALL, "Profiling of lazy page table syncing.");
1518	STAM_REG(pVM, &pPGM->StatMapping, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time/Mapping", STAMUNIT_TICKS_PER_CALL, "Profiling of checking virtual mappings.");
1519	STAM_REG(pVM, &pPGM->StatOutOfSync, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time/OutOfSync", STAMUNIT_TICKS_PER_CALL, "Profiling of out of sync page handling.");
1520	STAM_REG(pVM, &pPGM->StatHandlers, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time/Handlers", STAMUNIT_TICKS_PER_CALL, "Profiling of checking handlers.");
1521	STAM_REG(pVM, &pPGM->StatEIPHandlers, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time/EIPHandlers", STAMUNIT_TICKS_PER_CALL, "Profiling of checking eip handlers.");
1522	STAM_REG(pVM, &pPGM->StatTrap0eCSAM, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/CSAM", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is CSAM.");
1523	STAM_REG(pVM, &pPGM->StatTrap0eDirtyAndAccessedBits, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/DirtyAndAccessedBits", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is dirty and/or accessed bit emulation.");
1524	STAM_REG(pVM, &pPGM->StatTrap0eGuestTrap, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/GuestTrap", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is a guest trap.");
1525	STAM_REG(pVM, &pPGM->StatTrap0eHndPhys, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/HandlerPhysical", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is a physical handler.");
1526	STAM_REG(pVM, &pPGM->StatTrap0eHndVirt, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/HandlerVirtual",STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is a virtual handler.");
1527	STAM_REG(pVM, &pPGM->StatTrap0eHndUnhandled, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/HandlerUnhandled", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is access outside the monitored areas of a monitored page.");
1528	STAM_REG(pVM, &pPGM->StatTrap0eMisc, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/Misc", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is not known.");
1529	STAM_REG(pVM, &pPGM->StatTrap0eOutOfSync, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/OutOfSync", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is an out-of-sync page.");
1530	STAM_REG(pVM, &pPGM->StatTrap0eOutOfSyncHndPhys, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/OutOfSyncHndPhys", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is an out-of-sync physical handler page.");
1531	STAM_REG(pVM, &pPGM->StatTrap0eOutOfSyncHndVirt, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/OutOfSyncHndVirt", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is an out-of-sync virtual handler page.");
1532	STAM_REG(pVM, &pPGM->StatTrap0eOutOfSyncObsHnd, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/OutOfSyncObsHnd", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is an obsolete handler page.");
1533	STAM_REG(pVM, &pPGM->StatTrap0eSyncPT, STAMTYPE_PROFILE, "/PGM/GC/Trap0e/Time2/SyncPT", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is lazy syncing of a PT.");
1534
1535	STAM_REG(pVM, &pPGM->StatTrap0eMapHandler, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Handlers/Mapping", STAMUNIT_OCCURENCES, "Number of traps due to access handlers in mappings.");
1536	STAM_REG(pVM, &pPGM->StatHandlersOutOfSync, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Handlers/OutOfSync", STAMUNIT_OCCURENCES, "Number of traps due to out-of-sync handled pages.");
1537	STAM_REG(pVM, &pPGM->StatHandlersPhysical, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Handlers/Physical", STAMUNIT_OCCURENCES, "Number of traps due to physical access handlers.");
1538	STAM_REG(pVM, &pPGM->StatHandlersVirtual, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Handlers/Virtual", STAMUNIT_OCCURENCES, "Number of traps due to virtual access handlers.");
1539	STAM_REG(pVM, &pPGM->StatHandlersVirtualByPhys, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Handlers/VirtualByPhys", STAMUNIT_OCCURENCES, "Number of traps due to virtual access handlers by physical address.");
1540	STAM_REG(pVM, &pPGM->StatHandlersVirtualUnmarked, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Handlers/VirtualUnmarked", STAMUNIT_OCCURENCES,"Number of traps due to virtual access handlers by virtual address (without proper physical flags).");
1541	STAM_REG(pVM, &pPGM->StatHandlersUnhandled, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Handlers/Unhandled", STAMUNIT_OCCURENCES, "Number of traps due to access outside range of monitored page(s).");
1542	STAM_REG(pVM, &pPGM->StatHandlersInvalid, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Handlers/Invalid", STAMUNIT_OCCURENCES, "Number of traps due to access to invalid physical memory.");
1543
1544	STAM_REG(pVM, &pPGM->StatGCTrap0eConflicts, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Conflicts", STAMUNIT_OCCURENCES, "The number of times #PF was caused by an undetected conflict.");
1545	STAM_REG(pVM, &pPGM->StatGCTrap0eUSNotPresentRead, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/User/NPRead", STAMUNIT_OCCURENCES, "Number of user mode not present read page faults.");
1546	STAM_REG(pVM, &pPGM->StatGCTrap0eUSNotPresentWrite, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/User/NPWrite", STAMUNIT_OCCURENCES, "Number of user mode not present write page faults.");
1547	STAM_REG(pVM, &pPGM->StatGCTrap0eUSWrite, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/User/Write", STAMUNIT_OCCURENCES, "Number of user mode write page faults.");
1548	STAM_REG(pVM, &pPGM->StatGCTrap0eUSReserved, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/User/Reserved", STAMUNIT_OCCURENCES, "Number of user mode reserved bit page faults.");
1549	STAM_REG(pVM, &pPGM->StatGCTrap0eUSNXE, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/User/NXE", STAMUNIT_OCCURENCES, "Number of user mode NXE page faults.");
1550	STAM_REG(pVM, &pPGM->StatGCTrap0eUSRead, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/User/Read", STAMUNIT_OCCURENCES, "Number of user mode read page faults.");
1551
1552	STAM_REG(pVM, &pPGM->StatGCTrap0eSVNotPresentRead, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Supervisor/NPRead", STAMUNIT_OCCURENCES, "Number of supervisor mode not present read page faults.");
1553	STAM_REG(pVM, &pPGM->StatGCTrap0eSVNotPresentWrite, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Supervisor/NPWrite", STAMUNIT_OCCURENCES, "Number of supervisor mode not present write page faults.");
1554	STAM_REG(pVM, &pPGM->StatGCTrap0eSVWrite, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Supervisor/Write", STAMUNIT_OCCURENCES, "Number of supervisor mode write page faults.");
1555	STAM_REG(pVM, &pPGM->StatGCTrap0eSVReserved, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Supervisor/Reserved", STAMUNIT_OCCURENCES, "Number of supervisor mode reserved bit page faults.");
1556	STAM_REG(pVM, &pPGM->StatGCTrap0eSNXE, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/Supervisor/NXE", STAMUNIT_OCCURENCES, "Number of supervisor mode NXE page faults.");
1557	STAM_REG(pVM, &pPGM->StatGCTrap0eUnhandled, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/GuestPF/Unhandled", STAMUNIT_OCCURENCES, "Number of guest real page faults.");
1558	STAM_REG(pVM, &pPGM->StatGCTrap0eMap, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/GuestPF/Map", STAMUNIT_OCCURENCES, "Number of guest page faults due to map accesses.");
1559
1560	STAM_REG(pVM, &pPGM->StatTrap0eWPEmulGC, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/WP/InGC", STAMUNIT_OCCURENCES, "Number of guest page faults due to X86_CR0_WP emulation.");
1561	STAM_REG(pVM, &pPGM->StatTrap0eWPEmulR3, STAMTYPE_COUNTER, "/PGM/GC/Trap0e/WP/ToR3", STAMUNIT_OCCURENCES, "Number of guest page faults due to X86_CR0_WP emulation (forward to R3 for emulation).");
1562
1563	STAM_REG(pVM, &pPGM->StatGCGuestCR3WriteHandled, STAMTYPE_COUNTER, "/PGM/GC/CR3WriteInt", STAMUNIT_OCCURENCES, "The number of times the Guest CR3 change was successfully handled.");
1564	STAM_REG(pVM, &pPGM->StatGCGuestCR3WriteUnhandled, STAMTYPE_COUNTER, "/PGM/GC/CR3WriteEmu", STAMUNIT_OCCURENCES, "The number of times the Guest CR3 change was passed back to the recompiler.");
1565	STAM_REG(pVM, &pPGM->StatGCGuestCR3WriteConflict, STAMTYPE_COUNTER, "/PGM/GC/CR3WriteConflict", STAMUNIT_OCCURENCES, "The number of times the Guest CR3 monitoring detected a conflict.");
1566
1567	STAM_REG(pVM, &pPGM->StatGCPageOutOfSyncSupervisor, STAMTYPE_COUNTER, "/PGM/GC/OutOfSync/SuperVisor", STAMUNIT_OCCURENCES, "Number of traps due to pages out of sync.");
1568	STAM_REG(pVM, &pPGM->StatGCPageOutOfSyncUser, STAMTYPE_COUNTER, "/PGM/GC/OutOfSync/User", STAMUNIT_OCCURENCES, "Number of traps due to pages out of sync.");
1569
1570	STAM_REG(pVM, &pPGM->StatGCGuestROMWriteHandled, STAMTYPE_COUNTER, "/PGM/GC/ROMWriteInt", STAMUNIT_OCCURENCES, "The number of times the Guest ROM change was successfully handled.");
1571	STAM_REG(pVM, &pPGM->StatGCGuestROMWriteUnhandled, STAMTYPE_COUNTER, "/PGM/GC/ROMWriteEmu", STAMUNIT_OCCURENCES, "The number of times the Guest ROM change was passed back to the recompiler.");
1572
1573	STAM_REG(pVM, &pPGM->StatDynMapCacheHits, STAMTYPE_COUNTER, "/PGM/GC/DynMapCache/Hits" , STAMUNIT_OCCURENCES, "Number of dynamic page mapping cache hits.");
1574	STAM_REG(pVM, &pPGM->StatDynMapCacheMisses, STAMTYPE_COUNTER, "/PGM/GC/DynMapCache/Misses" , STAMUNIT_OCCURENCES, "Number of dynamic page mapping cache misses.");
1575
1576	STAM_REG(pVM, &pPGM->StatHCDetectedConflicts, STAMTYPE_COUNTER, "/PGM/HC/DetectedConflicts", STAMUNIT_OCCURENCES, "The number of times PGMR3CheckMappingConflicts() detected a conflict.");
1577	STAM_REG(pVM, &pPGM->StatHCGuestPDWrite, STAMTYPE_COUNTER, "/PGM/HC/PDWrite", STAMUNIT_OCCURENCES, "The total number of times pgmHCGuestPDWriteHandler() was called.");
1578	STAM_REG(pVM, &pPGM->StatHCGuestPDWriteConflict, STAMTYPE_COUNTER, "/PGM/HC/PDWriteConflict", STAMUNIT_OCCURENCES, "The number of times pgmHCGuestPDWriteHandler() detected a conflict.");
1579
1580	STAM_REG(pVM, &pPGM->StatHCInvalidatePage, STAMTYPE_PROFILE, "/PGM/HC/InvalidatePage", STAMUNIT_TICKS_PER_CALL, "PGMHCInvalidatePage() profiling.");
1581	STAM_REG(pVM, &pPGM->StatHCInvalidatePage4KBPages, STAMTYPE_COUNTER, "/PGM/HC/InvalidatePage/4KBPages", STAMUNIT_OCCURENCES, "The number of times PGMHCInvalidatePage() was called for a 4KB page.");
1582	STAM_REG(pVM, &pPGM->StatHCInvalidatePage4MBPages, STAMTYPE_COUNTER, "/PGM/HC/InvalidatePage/4MBPages", STAMUNIT_OCCURENCES, "The number of times PGMHCInvalidatePage() was called for a 4MB page.");
1583	STAM_REG(pVM, &pPGM->StatHCInvalidatePage4MBPagesSkip, STAMTYPE_COUNTER, "/PGM/HC/InvalidatePage/4MBPagesSkip",STAMUNIT_OCCURENCES, "The number of times PGMHCInvalidatePage() skipped a 4MB page.");
1584	STAM_REG(pVM, &pPGM->StatHCInvalidatePagePDMappings, STAMTYPE_COUNTER, "/PGM/HC/InvalidatePage/PDMappings", STAMUNIT_OCCURENCES, "The number of times PGMHCInvalidatePage() was called for a page directory containing mappings (no conflict).");
1585	STAM_REG(pVM, &pPGM->StatHCInvalidatePagePDNAs, STAMTYPE_COUNTER, "/PGM/HC/InvalidatePage/PDNAs", STAMUNIT_OCCURENCES, "The number of times PGMHCInvalidatePage() was called for a not accessed page directory.");
1586	STAM_REG(pVM, &pPGM->StatHCInvalidatePagePDNPs, STAMTYPE_COUNTER, "/PGM/HC/InvalidatePage/PDNPs", STAMUNIT_OCCURENCES, "The number of times PGMHCInvalidatePage() was called for a not present page directory.");
1587	STAM_REG(pVM, &pPGM->StatHCInvalidatePagePDOutOfSync, STAMTYPE_COUNTER, "/PGM/HC/InvalidatePage/PDOutOfSync", STAMUNIT_OCCURENCES, "The number of times PGMGCInvalidatePage() was called for an out of sync page directory.");
1588	STAM_REG(pVM, &pPGM->StatHCInvalidatePageSkipped, STAMTYPE_COUNTER, "/PGM/HC/InvalidatePage/Skipped", STAMUNIT_OCCURENCES, "The number of times PGMHCInvalidatePage() was skipped due to not present shw or pending pending SyncCR3.");
1589	STAM_REG(pVM, &pPGM->StatHCResolveConflict, STAMTYPE_PROFILE, "/PGM/HC/ResolveConflict", STAMUNIT_TICKS_PER_CALL, "pgmR3SyncPTResolveConflict() profiling (includes the entire relocation).");
1590	STAM_REG(pVM, &pPGM->StatHCPrefetch, STAMTYPE_PROFILE, "/PGM/HC/Prefetch", STAMUNIT_TICKS_PER_CALL, "PGMR3PrefetchPage profiling.");
1591
1592	STAM_REG(pVM, &pPGM->StatHCSyncPT, STAMTYPE_PROFILE, "/PGM/HC/SyncPT", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMR3SyncPT() body.");
1593	STAM_REG(pVM, &pPGM->StatHCAccessedPage, STAMTYPE_COUNTER, "/PGM/HC/AccessedPage", STAMUNIT_OCCURENCES, "The number of pages marked not present for accessed bit emulation.");
1594	STAM_REG(pVM, &pPGM->StatHCDirtyPage, STAMTYPE_COUNTER, "/PGM/HC/DirtyPage/Mark", STAMUNIT_OCCURENCES, "The number of pages marked read-only for dirty bit tracking.");
1595	STAM_REG(pVM, &pPGM->StatHCDirtyPageBig, STAMTYPE_COUNTER, "/PGM/HC/DirtyPage/MarkBig", STAMUNIT_OCCURENCES, "The number of 4MB pages marked read-only for dirty bit tracking.");
1596	STAM_REG(pVM, &pPGM->StatHCDirtyPageTrap, STAMTYPE_COUNTER, "/PGM/HC/DirtyPage/Trap", STAMUNIT_OCCURENCES, "The number of traps generated for dirty bit tracking.");
1597	STAM_REG(pVM, &pPGM->StatHCDirtyPageSkipped, STAMTYPE_COUNTER, "/PGM/HC/DirtyPage/Skipped", STAMUNIT_OCCURENCES, "The number of pages already dirty or readonly.");
1598	STAM_REG(pVM, &pPGM->StatHCDirtyBitTracking, STAMTYPE_PROFILE, "/PGM/HC/DirtyPage", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMTrackDirtyBit() body.");
1599
1600	STAM_REG(pVM, &pPGM->StatGCSyncPagePDNAs, STAMTYPE_COUNTER, "/PGM/GC/SyncPagePDNAs", STAMUNIT_OCCURENCES, "The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit.");
1601	STAM_REG(pVM, &pPGM->StatGCSyncPagePDOutOfSync, STAMTYPE_COUNTER, "/PGM/GC/SyncPagePDOutOfSync", STAMUNIT_OCCURENCES, "The number of time we've encountered an out-of-sync PD in SyncPage.");
1602	STAM_REG(pVM, &pPGM->StatHCSyncPagePDNAs, STAMTYPE_COUNTER, "/PGM/HC/SyncPagePDNAs", STAMUNIT_OCCURENCES, "The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit.");
1603	STAM_REG(pVM, &pPGM->StatHCSyncPagePDOutOfSync, STAMTYPE_COUNTER, "/PGM/HC/SyncPagePDOutOfSync", STAMUNIT_OCCURENCES, "The number of time we've encountered an out-of-sync PD in SyncPage.");
1604
1605	STAM_REG(pVM, &pPGM->StatFlushTLB, STAMTYPE_PROFILE, "/PGM/FlushTLB", STAMUNIT_OCCURENCES, "Profiling of the PGMFlushTLB() body.");
1606	STAM_REG(pVM, &pPGM->StatFlushTLBNewCR3, STAMTYPE_COUNTER, "/PGM/FlushTLB/NewCR3", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with a new CR3, non-global. (switch)");
1607	STAM_REG(pVM, &pPGM->StatFlushTLBNewCR3Global, STAMTYPE_COUNTER, "/PGM/FlushTLB/NewCR3Global", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with a new CR3, global. (switch)");
1608	STAM_REG(pVM, &pPGM->StatFlushTLBSameCR3, STAMTYPE_COUNTER, "/PGM/FlushTLB/SameCR3", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with the same CR3, non-global. (flush)");
1609	STAM_REG(pVM, &pPGM->StatFlushTLBSameCR3Global, STAMTYPE_COUNTER, "/PGM/FlushTLB/SameCR3Global", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with the same CR3, global. (flush)");
1610
1611	STAM_REG(pVM, &pPGM->StatGCSyncCR3, STAMTYPE_PROFILE, "/PGM/GC/SyncCR3", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMSyncCR3() body.");
1612	STAM_REG(pVM, &pPGM->StatGCSyncCR3Handlers, STAMTYPE_PROFILE, "/PGM/GC/SyncCR3/Handlers", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMSyncCR3() update handler section.");
1613	STAM_REG(pVM, &pPGM->StatGCSyncCR3HandlerVirtualUpdate, STAMTYPE_PROFILE, "/PGM/GC/SyncCR3/Handlers/VirtualUpdate",STAMUNIT_TICKS_PER_CALL, "Profiling of the virtual handler updates.");
1614	STAM_REG(pVM, &pPGM->StatGCSyncCR3HandlerVirtualReset, STAMTYPE_PROFILE, "/PGM/GC/SyncCR3/Handlers/VirtualReset", STAMUNIT_TICKS_PER_CALL, "Profiling of the virtual handler resets.");
1615	STAM_REG(pVM, &pPGM->StatGCSyncCR3Global, STAMTYPE_COUNTER, "/PGM/GC/SyncCR3/Global", STAMUNIT_OCCURENCES, "The number of global CR3 syncs.");
1616	STAM_REG(pVM, &pPGM->StatGCSyncCR3NotGlobal, STAMTYPE_COUNTER, "/PGM/GC/SyncCR3/NotGlobal", STAMUNIT_OCCURENCES, "The number of non-global CR3 syncs.");
1617	STAM_REG(pVM, &pPGM->StatGCSyncCR3DstCacheHit, STAMTYPE_COUNTER, "/PGM/GC/SyncCR3/DstChacheHit", STAMUNIT_OCCURENCES, "The number of times we got some kind of a cache hit.");
1618	STAM_REG(pVM, &pPGM->StatGCSyncCR3DstFreed, STAMTYPE_COUNTER, "/PGM/GC/SyncCR3/DstFreed", STAMUNIT_OCCURENCES, "The number of times we've had to free a shadow entry.");
1619	STAM_REG(pVM, &pPGM->StatGCSyncCR3DstFreedSrcNP, STAMTYPE_COUNTER, "/PGM/GC/SyncCR3/DstFreedSrcNP", STAMUNIT_OCCURENCES, "The number of times we've had to free a shadow entry for which the source entry was not present.");
1620	STAM_REG(pVM, &pPGM->StatGCSyncCR3DstNotPresent, STAMTYPE_COUNTER, "/PGM/GC/SyncCR3/DstNotPresent", STAMUNIT_OCCURENCES, "The number of times we've encountered a not present shadow entry for a present guest entry.");
1621	STAM_REG(pVM, &pPGM->StatGCSyncCR3DstSkippedGlobalPD, STAMTYPE_COUNTER, "/PGM/GC/SyncCR3/DstSkippedGlobalPD", STAMUNIT_OCCURENCES, "The number of times a global page directory wasn't flushed.");
1622	STAM_REG(pVM, &pPGM->StatGCSyncCR3DstSkippedGlobalPT, STAMTYPE_COUNTER, "/PGM/GC/SyncCR3/DstSkippedGlobalPT", STAMUNIT_OCCURENCES, "The number of times a page table with only global entries wasn't flushed.");
1623
1624	STAM_REG(pVM, &pPGM->StatHCSyncCR3, STAMTYPE_PROFILE, "/PGM/HC/SyncCR3", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMSyncCR3() body.");
1625	STAM_REG(pVM, &pPGM->StatHCSyncCR3Handlers, STAMTYPE_PROFILE, "/PGM/HC/SyncCR3/Handlers", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMSyncCR3() update handler section.");
1626	STAM_REG(pVM, &pPGM->StatHCSyncCR3HandlerVirtualUpdate, STAMTYPE_PROFILE, "/PGM/HC/SyncCR3/Handlers/VirtualUpdate",STAMUNIT_TICKS_PER_CALL, "Profiling of the virtual handler updates.");
1627	STAM_REG(pVM, &pPGM->StatHCSyncCR3HandlerVirtualReset, STAMTYPE_PROFILE, "/PGM/HC/SyncCR3/Handlers/VirtualReset", STAMUNIT_TICKS_PER_CALL, "Profiling of the virtual handler resets.");
1628	STAM_REG(pVM, &pPGM->StatHCSyncCR3Global, STAMTYPE_COUNTER, "/PGM/HC/SyncCR3/Global", STAMUNIT_OCCURENCES, "The number of global CR3 syncs.");
1629	STAM_REG(pVM, &pPGM->StatHCSyncCR3NotGlobal, STAMTYPE_COUNTER, "/PGM/HC/SyncCR3/NotGlobal", STAMUNIT_OCCURENCES, "The number of non-global CR3 syncs.");
1630	STAM_REG(pVM, &pPGM->StatHCSyncCR3DstCacheHit, STAMTYPE_COUNTER, "/PGM/HC/SyncCR3/DstChacheHit", STAMUNIT_OCCURENCES, "The number of times we got some kind of a cache hit.");
1631	STAM_REG(pVM, &pPGM->StatHCSyncCR3DstFreed, STAMTYPE_COUNTER, "/PGM/HC/SyncCR3/DstFreed", STAMUNIT_OCCURENCES, "The number of times we've had to free a shadow entry.");
1632	STAM_REG(pVM, &pPGM->StatHCSyncCR3DstFreedSrcNP, STAMTYPE_COUNTER, "/PGM/HC/SyncCR3/DstFreedSrcNP", STAMUNIT_OCCURENCES, "The number of times we've had to free a shadow entry for which the source entry was not present.");
1633	STAM_REG(pVM, &pPGM->StatHCSyncCR3DstNotPresent, STAMTYPE_COUNTER, "/PGM/HC/SyncCR3/DstNotPresent", STAMUNIT_OCCURENCES, "The number of times we've encountered a not present shadow entry for a present guest entry.");
1634	STAM_REG(pVM, &pPGM->StatHCSyncCR3DstSkippedGlobalPD, STAMTYPE_COUNTER, "/PGM/HC/SyncCR3/DstSkippedGlobalPD", STAMUNIT_OCCURENCES, "The number of times a global page directory wasn't flushed.");
1635	STAM_REG(pVM, &pPGM->StatHCSyncCR3DstSkippedGlobalPT, STAMTYPE_COUNTER, "/PGM/HC/SyncCR3/DstSkippedGlobalPT", STAMUNIT_OCCURENCES, "The number of times a page table with only global entries wasn't flushed.");
1636
1637	STAM_REG(pVM, &pPGM->StatVirtHandleSearchByPhysGC, STAMTYPE_PROFILE, "/PGM/VirtHandler/SearchByPhys/GC", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmHandlerVirtualFindByPhysAddr in GC.");
1638	STAM_REG(pVM, &pPGM->StatVirtHandleSearchByPhysHC, STAMTYPE_PROFILE, "/PGM/VirtHandler/SearchByPhys/HC", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmHandlerVirtualFindByPhysAddr in HC.");
1639	STAM_REG(pVM, &pPGM->StatHandlePhysicalReset, STAMTYPE_COUNTER, "/PGM/HC/HandlerPhysicalReset", STAMUNIT_OCCURENCES, "The number of times PGMR3HandlerPhysicalReset is called.");
1640
1641	STAM_REG(pVM, &pPGM->StatHCGstModifyPage, STAMTYPE_PROFILE, "/PGM/HC/GstModifyPage", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMGstModifyPage() body.");
1642	STAM_REG(pVM, &pPGM->StatGCGstModifyPage, STAMTYPE_PROFILE, "/PGM/GC/GstModifyPage", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMGstModifyPage() body.");
1643
1644	STAM_REG(pVM, &pPGM->StatSynPT4kGC, STAMTYPE_COUNTER, "/PGM/GC/SyncPT/4k", STAMUNIT_OCCURENCES, "Nr of 4k PT syncs");
1645	STAM_REG(pVM, &pPGM->StatSynPT4kHC, STAMTYPE_COUNTER, "/PGM/HC/SyncPT/4k", STAMUNIT_OCCURENCES, "Nr of 4k PT syncs");
1646	STAM_REG(pVM, &pPGM->StatSynPT4MGC, STAMTYPE_COUNTER, "/PGM/GC/SyncPT/4M", STAMUNIT_OCCURENCES, "Nr of 4M PT syncs");
1647	STAM_REG(pVM, &pPGM->StatSynPT4MHC, STAMTYPE_COUNTER, "/PGM/HC/SyncPT/4M", STAMUNIT_OCCURENCES, "Nr of 4M PT syncs");
1648
1649	STAM_REG(pVM, &pPGM->StatDynRamTotal, STAMTYPE_COUNTER, "/PGM/RAM/TotalAlloc", STAMUNIT_MEGABYTES, "Allocated mbs of guest ram.");
1650	STAM_REG(pVM, &pPGM->StatDynRamGrow, STAMTYPE_COUNTER, "/PGM/RAM/Grow", STAMUNIT_OCCURENCES, "Nr of pgmr3PhysGrowRange calls.");
1651
1652	STAM_REG(pVM, &pPGM->StatPageHCMapTlbHits, STAMTYPE_COUNTER, "/PGM/PageHCMap/TlbHits", STAMUNIT_OCCURENCES, "TLB hits.");
1653	STAM_REG(pVM, &pPGM->StatPageHCMapTlbMisses, STAMTYPE_COUNTER, "/PGM/PageHCMap/TlbMisses", STAMUNIT_OCCURENCES, "TLB misses.");
1654	STAM_REG(pVM, &pPGM->ChunkR3Map.c, STAMTYPE_U32, "/PGM/ChunkR3Map/c", STAMUNIT_OCCURENCES, "Number of mapped chunks.");
1655	STAM_REG(pVM, &pPGM->ChunkR3Map.cMax, STAMTYPE_U32, "/PGM/ChunkR3Map/cMax", STAMUNIT_OCCURENCES, "Maximum number of mapped chunks.");
1656	STAM_REG(pVM, &pPGM->StatChunkR3MapTlbHits, STAMTYPE_COUNTER, "/PGM/ChunkR3Map/TlbHits", STAMUNIT_OCCURENCES, "TLB hits.");
1657	STAM_REG(pVM, &pPGM->StatChunkR3MapTlbMisses, STAMTYPE_COUNTER, "/PGM/ChunkR3Map/TlbMisses", STAMUNIT_OCCURENCES, "TLB misses.");
1658	STAM_REG(pVM, &pPGM->StatPageReplaceShared, STAMTYPE_COUNTER, "/PGM/Page/ReplacedShared", STAMUNIT_OCCURENCES, "Times a shared page was replaced.");
1659	STAM_REG(pVM, &pPGM->StatPageReplaceZero, STAMTYPE_COUNTER, "/PGM/Page/ReplacedZero", STAMUNIT_OCCURENCES, "Times the zero page was replaced.");
1660	STAM_REG(pVM, &pPGM->StatPageHandyAllocs, STAMTYPE_COUNTER, "/PGM/Page/HandyAllocs", STAMUNIT_OCCURENCES, "Number of times we've allocated more handy pages.");
1661	STAM_REG(pVM, &pPGM->cAllPages, STAMTYPE_U32, "/PGM/Page/cAllPages", STAMUNIT_OCCURENCES, "The total number of pages.");
1662	STAM_REG(pVM, &pPGM->cPrivatePages, STAMTYPE_U32, "/PGM/Page/cPrivatePages", STAMUNIT_OCCURENCES, "The number of private pages.");
1663	STAM_REG(pVM, &pPGM->cSharedPages, STAMTYPE_U32, "/PGM/Page/cSharedPages", STAMUNIT_OCCURENCES, "The number of shared pages.");
1664	STAM_REG(pVM, &pPGM->cZeroPages, STAMTYPE_U32, "/PGM/Page/cZeroPages", STAMUNIT_OCCURENCES, "The number of zero backed pages.");
1665
1666	#ifdef PGMPOOL_WITH_GCPHYS_TRACKING
1667	STAM_REG(pVM, &pPGM->StatTrackVirgin, STAMTYPE_COUNTER, "/PGM/Track/Virgin", STAMUNIT_OCCURENCES, "The number of first time shadowings");
1668	STAM_REG(pVM, &pPGM->StatTrackAliased, STAMTYPE_COUNTER, "/PGM/Track/Aliased", STAMUNIT_OCCURENCES, "The number of times switching to cRef2, i.e. the page is being shadowed by two PTs.");
1669	STAM_REG(pVM, &pPGM->StatTrackAliasedMany, STAMTYPE_COUNTER, "/PGM/Track/AliasedMany", STAMUNIT_OCCURENCES, "The number of times we're tracking using cRef2.");
1670	STAM_REG(pVM, &pPGM->StatTrackAliasedLots, STAMTYPE_COUNTER, "/PGM/Track/AliasedLots", STAMUNIT_OCCURENCES, "The number of times we're hitting pages which has overflowed cRef2");
1671	STAM_REG(pVM, &pPGM->StatTrackOverflows, STAMTYPE_COUNTER, "/PGM/Track/Overflows", STAMUNIT_OCCURENCES, "The number of times the extent list grows to long.");
1672	STAM_REG(pVM, &pPGM->StatTrackDeref, STAMTYPE_PROFILE, "/PGM/Track/Deref", STAMUNIT_OCCURENCES, "Profiling of SyncPageWorkerTrackDeref (expensive).");
1673	#endif
1674
1675	for (unsigned i = 0; i < X86_PG_ENTRIES; i++)
1676	{
1677	/** @todo r=bird: We need a STAMR3RegisterF()! */
1678	char szName[32];
1679
1680	RTStrPrintf(szName, sizeof(szName), "/PGM/GC/PD/Trap0e/%04X", i);
1681	int rc = STAMR3Register(pVM, &pPGM->StatGCTrap0ePD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, "The number of traps in page directory n.");
1682	AssertRC(rc);
1683
1684	RTStrPrintf(szName, sizeof(szName), "/PGM/GC/PD/SyncPt/%04X", i);
1685	rc = STAMR3Register(pVM, &pPGM->StatGCSyncPtPD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, "The number of syncs per PD n.");
1686	AssertRC(rc);
1687
1688	RTStrPrintf(szName, sizeof(szName), "/PGM/GC/PD/SyncPage/%04X", i);
1689	rc = STAMR3Register(pVM, &pPGM->StatGCSyncPagePD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, "The number of out of sync pages per page directory n.");
1690	AssertRC(rc);
1691	}
1692	}
1693	#endif /* VBOX_WITH_STATISTICS */
1694
1695	/**
1696	* Init the PGM bits that rely on VMMR0 and MM to be fully initialized.
1697	*
1698	* The dynamic mapping area will also be allocated and initialized at this
1699	* time. We could allocate it during PGMR3Init of course, but the mapping
1700	* wouldn't be allocated at that time preventing us from setting up the
1701	* page table entries with the dummy page.
1702	*
1703	* @returns VBox status code.
1704	* @param pVM VM handle.
1705	*/
1706	PGMR3DECL(int) PGMR3InitDynMap(PVM pVM)
1707	{
1708	RTGCPTR GCPtr;
1709	/*
1710	* Reserve space for mapping the paging pages into guest context.
1711	*/
1712	int rc = MMR3HyperReserve(pVM, PAGE_SIZE * (2 + RT_ELEMENTS(pVM->pgm.s.apHCPaePDs) + 1 + 2 + 2), "Paging", &GCPtr);
1713	AssertRCReturn(rc, rc);
1714	pVM->pgm.s.pGC32BitPD = GCPtr;
1715	MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1716
1717	/*
1718	* Reserve space for the dynamic mappings.
1719	*/
1720	/** @todo r=bird: Need to verify that the checks for crossing PTs are correct here. They seems to be assuming 4MB PTs.. */
1721	rc = MMR3HyperReserve(pVM, MM_HYPER_DYNAMIC_SIZE, "Dynamic mapping", &GCPtr);
1722	if (VBOX_SUCCESS(rc))
1723	pVM->pgm.s.pbDynPageMapBaseGC = GCPtr;
1724
1725	if ( VBOX_SUCCESS(rc)
1726	&& (pVM->pgm.s.pbDynPageMapBaseGC >> X86_PD_SHIFT) != ((pVM->pgm.s.pbDynPageMapBaseGC + MM_HYPER_DYNAMIC_SIZE - 1) >> X86_PD_SHIFT))
1727	{
1728	rc = MMR3HyperReserve(pVM, MM_HYPER_DYNAMIC_SIZE, "Dynamic mapping not crossing", &GCPtr);
1729	if (VBOX_SUCCESS(rc))
1730	pVM->pgm.s.pbDynPageMapBaseGC = GCPtr;
1731	}
1732	if (VBOX_SUCCESS(rc))
1733	{
1734	AssertRelease((pVM->pgm.s.pbDynPageMapBaseGC >> X86_PD_SHIFT) == ((pVM->pgm.s.pbDynPageMapBaseGC + MM_HYPER_DYNAMIC_SIZE - 1) >> X86_PD_SHIFT));
1735	MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1736	}
1737	return rc;
1738	}
1739
1740
1741	/**
1742	* Ring-3 init finalizing.
1743	*
1744	* @returns VBox status code.
1745	* @param pVM The VM handle.
1746	*/
1747	PGMR3DECL(int) PGMR3InitFinalize(PVM pVM)
1748	{
1749	/*
1750	* Map the paging pages into the guest context.
1751	*/
1752	RTGCPTR GCPtr = pVM->pgm.s.pGC32BitPD;
1753	AssertReleaseReturn(GCPtr, VERR_INTERNAL_ERROR);
1754
1755	int rc = PGMMap(pVM, GCPtr, pVM->pgm.s.HCPhys32BitPD, PAGE_SIZE, 0);
1756	AssertRCReturn(rc, rc);
1757	pVM->pgm.s.pGC32BitPD = GCPtr;
1758	GCPtr += PAGE_SIZE;
1759	GCPtr += PAGE_SIZE; /* reserved page */
1760
1761	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apHCPaePDs); i++)
1762	{
1763	rc = PGMMap(pVM, GCPtr, pVM->pgm.s.aHCPhysPaePDs[i], PAGE_SIZE, 0);
1764	AssertRCReturn(rc, rc);
1765	pVM->pgm.s.apGCPaePDs[i] = GCPtr;
1766	GCPtr += PAGE_SIZE;
1767	}
1768	/* A bit of paranoia is justified. */
1769	AssertRelease((RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[0] + PAGE_SIZE == (RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[1]);
1770	AssertRelease((RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[1] + PAGE_SIZE == (RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[2]);
1771	AssertRelease((RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[2] + PAGE_SIZE == (RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[3]);
1772	GCPtr += PAGE_SIZE; /* reserved page */
1773
1774	rc = PGMMap(pVM, GCPtr, pVM->pgm.s.HCPhysPaePDPT, PAGE_SIZE, 0);
1775	AssertRCReturn(rc, rc);
1776	pVM->pgm.s.pGCPaePDPT = GCPtr;
1777	GCPtr += PAGE_SIZE;
1778	GCPtr += PAGE_SIZE; /* reserved page */
1779
1780
1781	/*
1782	* Reserve space for the dynamic mappings.
1783	* Initialize the dynamic mapping pages with dummy pages to simply the cache.
1784	*/
1785	/* get the pointer to the page table entries. */
1786	PPGMMAPPING pMapping = pgmGetMapping(pVM, pVM->pgm.s.pbDynPageMapBaseGC);
1787	AssertRelease(pMapping);
1788	const uintptr_t off = pVM->pgm.s.pbDynPageMapBaseGC - pMapping->GCPtr;
1789	const unsigned iPT = off >> X86_PD_SHIFT;
1790	const unsigned iPG = (off >> X86_PT_SHIFT) & X86_PT_MASK;
1791	pVM->pgm.s.paDynPageMap32BitPTEsGC = pMapping->aPTs[iPT].pPTGC + iPG * sizeof(pMapping->aPTs[0].pPTR3->a[0]);
1792	pVM->pgm.s.paDynPageMapPaePTEsGC = pMapping->aPTs[iPT].paPaePTsGC + iPG * sizeof(pMapping->aPTs[0].paPaePTsR3->a[0]);
1793
1794	/* init cache */
1795	RTHCPHYS HCPhysDummy = MMR3PageDummyHCPhys(pVM);
1796	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.aHCPhysDynPageMapCache); i++)
1797	pVM->pgm.s.aHCPhysDynPageMapCache[i] = HCPhysDummy;
1798
1799	for (unsigned i = 0; i < MM_HYPER_DYNAMIC_SIZE; i += PAGE_SIZE)
1800	{
1801	rc = PGMMap(pVM, pVM->pgm.s.pbDynPageMapBaseGC + i, HCPhysDummy, PAGE_SIZE, 0);
1802	AssertRCReturn(rc, rc);
1803	}
1804
1805	/* Note that AMD uses all the 8 reserved bits for the address (so 40 bits in total); Intel only goes up to 36 bits, so
1806	* we stick to 36 as well.
1807	*
1808	* @todo How to test for the 40 bits support? Long mode seems to be the test criterium.
1809	*/
1810	uint32_t u32Dummy, u32Features;
1811	CPUMGetGuestCpuId(pVM, 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
1812
1813	if (u32Features & X86_CPUID_FEATURE_EDX_PSE36)
1814	pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(36) - 1;
1815	else
1816	pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(32) - 1;
1817
1818	LogRel(("PGMR3InitFinalize: 4 MB PSE mask %VGp\n", pVM->pgm.s.GCPhys4MBPSEMask));
1819
1820	return rc;
1821	}
1822
1823
1824	/**
1825	* Applies relocations to data and code managed by this
1826	* component. This function will be called at init and
1827	* whenever the VMM need to relocate it self inside the GC.
1828	*
1829	* @param pVM The VM.
1830	* @param offDelta Relocation delta relative to old location.
1831	*/
1832	PGMR3DECL(void) PGMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
1833	{
1834	LogFlow(("PGMR3Relocate\n"));
1835
1836	/*
1837	* Paging stuff.
1838	*/
1839	pVM->pgm.s.GCPtrCR3Mapping += offDelta;
1840	/** @todo move this into shadow and guest specific relocation functions. */
1841	AssertMsg(pVM->pgm.s.pGC32BitPD, ("Init order, no relocation before paging is initialized!\n"));
1842	pVM->pgm.s.pGC32BitPD += offDelta;
1843	pVM->pgm.s.pGuestPDGC += offDelta;
1844	AssertCompile(RT_ELEMENTS(pVM->pgm.s.apGCPaePDs) == RT_ELEMENTS(pVM->pgm.s.apGstPaePDsGC));
1845	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apGCPaePDs); i++)
1846	{
1847	pVM->pgm.s.apGCPaePDs[i] += offDelta;
1848	pVM->pgm.s.apGstPaePDsGC[i] += offDelta;
1849	}
1850	pVM->pgm.s.pGstPaePDPTGC += offDelta;
1851	pVM->pgm.s.pGCPaePDPT += offDelta;
1852
1853	pgmR3ModeDataInit(pVM, true /* resolve GC/R0 symbols */);
1854	pgmR3ModeDataSwitch(pVM, pVM->pgm.s.enmShadowMode, pVM->pgm.s.enmGuestMode);
1855
1856	PGM_SHW_PFN(Relocate, pVM)(pVM, offDelta);
1857	PGM_GST_PFN(Relocate, pVM)(pVM, offDelta);
1858	PGM_BTH_PFN(Relocate, pVM)(pVM, offDelta);
1859
1860	/*
1861	* Trees.
1862	*/
1863	pVM->pgm.s.pTreesGC = MMHyperHC2GC(pVM, pVM->pgm.s.pTreesHC);
1864
1865	/*
1866	* Ram ranges.
1867	*/
1868	if (pVM->pgm.s.pRamRangesR3)
1869	{
1870	pVM->pgm.s.pRamRangesGC = MMHyperHC2GC(pVM, pVM->pgm.s.pRamRangesR3);
1871	for (PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3; pCur->pNextR3; pCur = pCur->pNextR3)
1872	#ifdef VBOX_WITH_NEW_PHYS_CODE
1873	pCur->pNextGC = MMHyperR3ToRC(pVM, pCur->pNextR3);
1874	#else
1875	{
1876	pCur->pNextGC = MMHyperR3ToRC(pVM, pCur->pNextR3);
1877	if (pCur->pavHCChunkGC)
1878	pCur->pavHCChunkGC = MMHyperHC2GC(pVM, pCur->pavHCChunkHC);
1879	}
1880	#endif
1881	}
1882
1883	/*
1884	* Update the two page directories with all page table mappings.
1885	* (One or more of them have changed, that's why we're here.)
1886	*/
1887	pVM->pgm.s.pMappingsGC = MMHyperHC2GC(pVM, pVM->pgm.s.pMappingsR3);
1888	for (PPGMMAPPING pCur = pVM->pgm.s.pMappingsR3; pCur->pNextR3; pCur = pCur->pNextR3)
1889	pCur->pNextGC = MMHyperHC2GC(pVM, pCur->pNextR3);
1890
1891	/* Relocate GC addresses of Page Tables. */
1892	for (PPGMMAPPING pCur = pVM->pgm.s.pMappingsR3; pCur; pCur = pCur->pNextR3)
1893	{
1894	for (RTHCUINT i = 0; i < pCur->cPTs; i++)
1895	{
1896	pCur->aPTs[i].pPTGC = MMHyperR3ToRC(pVM, pCur->aPTs[i].pPTR3);
1897	pCur->aPTs[i].paPaePTsGC = MMHyperR3ToRC(pVM, pCur->aPTs[i].paPaePTsR3);
1898	}
1899	}
1900
1901	/*
1902	* Dynamic page mapping area.
1903	*/
1904	pVM->pgm.s.paDynPageMap32BitPTEsGC += offDelta;
1905	pVM->pgm.s.paDynPageMapPaePTEsGC += offDelta;
1906	pVM->pgm.s.pbDynPageMapBaseGC += offDelta;
1907
1908	/*
1909	* The Zero page.
1910	*/
1911	pVM->pgm.s.pvZeroPgR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pvZeroPgR3);
1912	AssertRelease(pVM->pgm.s.pvZeroPgR0);
1913
1914	/*
1915	* Physical and virtual handlers.
1916	*/
1917	RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesHC->PhysHandlers, true, pgmR3RelocatePhysHandler, &offDelta);
1918	RTAvlroGCPtrDoWithAll(&pVM->pgm.s.pTreesHC->VirtHandlers, true, pgmR3RelocateVirtHandler, &offDelta);
1919	RTAvlroGCPtrDoWithAll(&pVM->pgm.s.pTreesHC->HyperVirtHandlers, true, pgmR3RelocateHyperVirtHandler, &offDelta);
1920
1921	/*
1922	* The page pool.
1923	*/
1924	pgmR3PoolRelocate(pVM);
1925	}
1926
1927
1928	/**
1929	* Callback function for relocating a physical access handler.
1930	*
1931	* @returns 0 (continue enum)
1932	* @param pNode Pointer to a PGMPHYSHANDLER node.
1933	* @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
1934	* not certain the delta will fit in a void pointer for all possible configs.
1935	*/
1936	static DECLCALLBACK(int) pgmR3RelocatePhysHandler(PAVLROGCPHYSNODECORE pNode, void *pvUser)
1937	{
1938	PPGMPHYSHANDLER pHandler = (PPGMPHYSHANDLER)pNode;
1939	RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
1940	if (pHandler->pfnHandlerGC)
1941	pHandler->pfnHandlerGC += offDelta;
1942	if ((RTGCUINTPTR)pHandler->pvUserGC >= 0x10000)
1943	pHandler->pvUserGC += offDelta;
1944	return 0;
1945	}
1946
1947
1948	/**
1949	* Callback function for relocating a virtual access handler.
1950	*
1951	* @returns 0 (continue enum)
1952	* @param pNode Pointer to a PGMVIRTHANDLER node.
1953	* @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
1954	* not certain the delta will fit in a void pointer for all possible configs.
1955	*/
1956	static DECLCALLBACK(int) pgmR3RelocateVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser)
1957	{
1958	PPGMVIRTHANDLER pHandler = (PPGMVIRTHANDLER)pNode;
1959	RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
1960	Assert( pHandler->enmType == PGMVIRTHANDLERTYPE_ALL
1961	\|\| pHandler->enmType == PGMVIRTHANDLERTYPE_WRITE);
1962	Assert(pHandler->pfnHandlerGC);
1963	pHandler->pfnHandlerGC += offDelta;
1964	return 0;
1965	}
1966
1967
1968	/**
1969	* Callback function for relocating a virtual access handler for the hypervisor mapping.
1970	*
1971	* @returns 0 (continue enum)
1972	* @param pNode Pointer to a PGMVIRTHANDLER node.
1973	* @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
1974	* not certain the delta will fit in a void pointer for all possible configs.
1975	*/
1976	static DECLCALLBACK(int) pgmR3RelocateHyperVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser)
1977	{
1978	PPGMVIRTHANDLER pHandler = (PPGMVIRTHANDLER)pNode;
1979	RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
1980	Assert(pHandler->enmType == PGMVIRTHANDLERTYPE_HYPERVISOR);
1981	Assert(pHandler->pfnHandlerGC);
1982	pHandler->pfnHandlerGC += offDelta;
1983	return 0;
1984	}
1985
1986
1987	/**
1988	* The VM is being reset.
1989	*
1990	* For the PGM component this means that any PD write monitors
1991	* needs to be removed.
1992	*
1993	* @param pVM VM handle.
1994	*/
1995	PGMR3DECL(void) PGMR3Reset(PVM pVM)
1996	{
1997	LogFlow(("PGMR3Reset:\n"));
1998	VM_ASSERT_EMT(pVM);
1999
2000	pgmLock(pVM);
2001
2002	/*
2003	* Unfix any fixed mappings and disable CR3 monitoring.
2004	*/
2005	pVM->pgm.s.fMappingsFixed = false;
2006	pVM->pgm.s.GCPtrMappingFixed = 0;
2007	pVM->pgm.s.cbMappingFixed = 0;
2008
2009	/* Exit the guest paging mode before the pgm pool gets reset.
2010	* Important to clean up the amd64 case.
2011	*/
2012	int rc = PGM_GST_PFN(Exit, pVM)(pVM);
2013	AssertRC(rc);
2014	#ifdef DEBUG
2015	DBGFR3InfoLog(pVM, "mappings", NULL);
2016	DBGFR3InfoLog(pVM, "handlers", "all nostat");
2017	#endif
2018
2019	/*
2020	* Reset the shadow page pool.
2021	*/
2022	pgmR3PoolReset(pVM);
2023
2024	/*
2025	* Re-init other members.
2026	*/
2027	pVM->pgm.s.fA20Enabled = true;
2028
2029	/*
2030	* Clear the FFs PGM owns.
2031	*/
2032	VM_FF_CLEAR(pVM, VM_FF_PGM_SYNC_CR3);
2033	VM_FF_CLEAR(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL);
2034
2035	/*
2036	* Reset (zero) RAM pages.
2037	*/
2038	rc = pgmR3PhysRamReset(pVM);
2039	if (RT_SUCCESS(rc))
2040	{
2041	#ifdef VBOX_WITH_NEW_PHYS_CODE
2042	/*
2043	* Reset (zero) shadow ROM pages.
2044	*/
2045	rc = pgmR3PhysRomReset(pVM);
2046	#endif
2047	if (RT_SUCCESS(rc))
2048	{
2049	/*
2050	* Switch mode back to real mode.
2051	*/
2052	rc = PGMR3ChangeMode(pVM, PGMMODE_REAL);
2053	STAM_REL_COUNTER_RESET(&pVM->pgm.s.cGuestModeChanges);
2054	}
2055	}
2056
2057	pgmUnlock(pVM);
2058	//return rc;
2059	AssertReleaseRC(rc);
2060	}
2061
2062
2063	#ifdef VBOX_STRICT
2064	/**
2065	* VM state change callback for clearing fNoMorePhysWrites after
2066	* a snapshot has been created.
2067	*/
2068	static DECLCALLBACK(void) pgmR3ResetNoMorePhysWritesFlag(PVM pVM, VMSTATE enmState, VMSTATE enmOldState, void *pvUser)
2069	{
2070	if (enmState == VMSTATE_RUNNING)
2071	pVM->pgm.s.fNoMorePhysWrites = false;
2072	}
2073	#endif
2074
2075
2076	/**
2077	* Terminates the PGM.
2078	*
2079	* @returns VBox status code.
2080	* @param pVM Pointer to VM structure.
2081	*/
2082	PGMR3DECL(int) PGMR3Term(PVM pVM)
2083	{
2084	return PDMR3CritSectDelete(&pVM->pgm.s.CritSect);
2085	}
2086
2087
2088	/**
2089	* Execute state save operation.
2090	*
2091	* @returns VBox status code.
2092	* @param pVM VM Handle.
2093	* @param pSSM SSM operation handle.
2094	*/
2095	static DECLCALLBACK(int) pgmR3Save(PVM pVM, PSSMHANDLE pSSM)
2096	{
2097	PPGM pPGM = &pVM->pgm.s;
2098
2099	/* No more writes to physical memory after this point! */
2100	pVM->pgm.s.fNoMorePhysWrites = true;
2101
2102	/*
2103	* Save basic data (required / unaffected by relocation).
2104	*/
2105	#if 1
2106	SSMR3PutBool(pSSM, pPGM->fMappingsFixed);
2107	#else
2108	SSMR3PutUInt(pSSM, pPGM->fMappingsFixed);
2109	#endif
2110	SSMR3PutGCPtr(pSSM, pPGM->GCPtrMappingFixed);
2111	SSMR3PutU32(pSSM, pPGM->cbMappingFixed);
2112	SSMR3PutUInt(pSSM, pPGM->cbRamSize);
2113	SSMR3PutGCPhys(pSSM, pPGM->GCPhysA20Mask);
2114	SSMR3PutUInt(pSSM, pPGM->fA20Enabled);
2115	SSMR3PutUInt(pSSM, pPGM->fSyncFlags);
2116	SSMR3PutUInt(pSSM, pPGM->enmGuestMode);
2117	SSMR3PutU32(pSSM, ~0); /* Separator. */
2118
2119	/*
2120	* The guest mappings.
2121	*/
2122	uint32_t i = 0;
2123	for (PPGMMAPPING pMapping = pPGM->pMappingsR3; pMapping; pMapping = pMapping->pNextR3, i++)
2124	{
2125	SSMR3PutU32(pSSM, i);
2126	SSMR3PutStrZ(pSSM, pMapping->pszDesc); /* This is the best unique id we have... */
2127	SSMR3PutGCPtr(pSSM, pMapping->GCPtr);
2128	SSMR3PutGCUIntPtr(pSSM, pMapping->cPTs);
2129	/* flags are done by the mapping owners! */
2130	}
2131	SSMR3PutU32(pSSM, ~0); /* terminator. */
2132
2133	/*
2134	* Ram range flags and bits.
2135	*/
2136	i = 0;
2137	for (PPGMRAMRANGE pRam = pPGM->pRamRangesR3; pRam; pRam = pRam->pNextR3, i++)
2138	{
2139	/** @todo MMIO ranges may move (PCI reconfig), we currently assume they don't. */
2140
2141	SSMR3PutU32(pSSM, i);
2142	SSMR3PutGCPhys(pSSM, pRam->GCPhys);
2143	SSMR3PutGCPhys(pSSM, pRam->GCPhysLast);
2144	SSMR3PutGCPhys(pSSM, pRam->cb);
2145	SSMR3PutU8(pSSM, !!pRam->pvHC); /* boolean indicating memory or not. */
2146
2147	/* Flags. */
2148	const unsigned cPages = pRam->cb >> PAGE_SHIFT;
2149	for (unsigned iPage = 0; iPage < cPages; iPage++)
2150	SSMR3PutU16(pSSM, (uint16_t)(pRam->aPages[iPage].HCPhys & ~X86_PTE_PAE_PG_MASK)); /** @todo PAGE FLAGS */
2151
2152	/* any memory associated with the range. */
2153	if (pRam->fFlags & MM_RAM_FLAGS_DYNAMIC_ALLOC)
2154	{
2155	for (unsigned iChunk = 0; iChunk < (pRam->cb >> PGM_DYNAMIC_CHUNK_SHIFT); iChunk++)
2156	{
2157	if (pRam->pavHCChunkHC[iChunk])
2158	{
2159	SSMR3PutU8(pSSM, 1); /* chunk present */
2160	SSMR3PutMem(pSSM, pRam->pavHCChunkHC[iChunk], PGM_DYNAMIC_CHUNK_SIZE);
2161	}
2162	else
2163	SSMR3PutU8(pSSM, 0); /* no chunk present */
2164	}
2165	}
2166	else if (pRam->pvHC)
2167	{
2168	int rc = SSMR3PutMem(pSSM, pRam->pvHC, pRam->cb);
2169	if (VBOX_FAILURE(rc))
2170	{
2171	Log(("pgmR3Save: SSMR3PutMem(, %p, %#x) -> %Vrc\n", pRam->pvHC, pRam->cb, rc));
2172	return rc;
2173	}
2174	}
2175	}
2176	return SSMR3PutU32(pSSM, ~0); /* terminator. */
2177	}
2178
2179
2180	/**
2181	* Execute state load operation.
2182	*
2183	* @returns VBox status code.
2184	* @param pVM VM Handle.
2185	* @param pSSM SSM operation handle.
2186	* @param u32Version Data layout version.
2187	*/
2188	static DECLCALLBACK(int) pgmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version)
2189	{
2190	/*
2191	* Validate version.
2192	*/
2193	if (u32Version != PGM_SAVED_STATE_VERSION)
2194	{
2195	AssertMsgFailed(("pgmR3Load: Invalid version u32Version=%d (current %d)!\n", u32Version, PGM_SAVED_STATE_VERSION));
2196	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
2197	}
2198
2199	/*
2200	* Call the reset function to make sure all the memory is cleared.
2201	*/
2202	PGMR3Reset(pVM);
2203
2204	/*
2205	* Load basic data (required / unaffected by relocation).
2206	*/
2207	PPGM pPGM = &pVM->pgm.s;
2208	#if 1
2209	SSMR3GetBool(pSSM, &pPGM->fMappingsFixed);
2210	#else
2211	uint32_t u;
2212	SSMR3GetU32(pSSM, &u);
2213	pPGM->fMappingsFixed = u;
2214	#endif
2215	SSMR3GetGCPtr(pSSM, &pPGM->GCPtrMappingFixed);
2216	SSMR3GetU32(pSSM, &pPGM->cbMappingFixed);
2217
2218	RTUINT cbRamSize;
2219	int rc = SSMR3GetU32(pSSM, &cbRamSize);
2220	if (VBOX_FAILURE(rc))
2221	return rc;
2222	if (cbRamSize != pPGM->cbRamSize)
2223	return VERR_SSM_LOAD_MEMORY_SIZE_MISMATCH;
2224	SSMR3GetGCPhys(pSSM, &pPGM->GCPhysA20Mask);
2225	SSMR3GetUInt(pSSM, &pPGM->fA20Enabled);
2226	SSMR3GetUInt(pSSM, &pPGM->fSyncFlags);
2227	RTUINT uGuestMode;
2228	SSMR3GetUInt(pSSM, &uGuestMode);
2229	pPGM->enmGuestMode = (PGMMODE)uGuestMode;
2230
2231	/* check separator. */
2232	uint32_t u32Sep;
2233	SSMR3GetU32(pSSM, &u32Sep);
2234	if (VBOX_FAILURE(rc))
2235	return rc;
2236	if (u32Sep != (uint32_t)~0)
2237	{
2238	AssertMsgFailed(("u32Sep=%#x (first)\n", u32Sep));
2239	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2240	}
2241
2242	/*
2243	* The guest mappings.
2244	*/
2245	uint32_t i = 0;
2246	for (;; i++)
2247	{
2248	/* Check the seqence number / separator. */
2249	rc = SSMR3GetU32(pSSM, &u32Sep);
2250	if (VBOX_FAILURE(rc))
2251	return rc;
2252	if (u32Sep == ~0U)
2253	break;
2254	if (u32Sep != i)
2255	{
2256	AssertMsgFailed(("u32Sep=%#x (last)\n", u32Sep));
2257	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2258	}
2259
2260	/* get the mapping details. */
2261	char szDesc[256];
2262	szDesc[0] = '\0';
2263	rc = SSMR3GetStrZ(pSSM, szDesc, sizeof(szDesc));
2264	if (VBOX_FAILURE(rc))
2265	return rc;
2266	RTGCPTR GCPtr;
2267	SSMR3GetGCPtr(pSSM, &GCPtr);
2268	RTGCUINTPTR cPTs;
2269	rc = SSMR3GetGCUIntPtr(pSSM, &cPTs);
2270	if (VBOX_FAILURE(rc))
2271	return rc;
2272
2273	/* find matching range. */
2274	PPGMMAPPING pMapping;
2275	for (pMapping = pPGM->pMappingsR3; pMapping; pMapping = pMapping->pNextR3)
2276	if ( pMapping->cPTs == cPTs
2277	&& !strcmp(pMapping->pszDesc, szDesc))
2278	break;
2279	if (!pMapping)
2280	{
2281	LogRel(("Couldn't find mapping: cPTs=%#x szDesc=%s (GCPtr=%VGv)\n",
2282	cPTs, szDesc, GCPtr));
2283	AssertFailed();
2284	return VERR_SSM_LOAD_CONFIG_MISMATCH;
2285	}
2286
2287	/* relocate it. */
2288	if (pMapping->GCPtr != GCPtr)
2289	{
2290	AssertMsg((GCPtr >> X86_PD_SHIFT << X86_PD_SHIFT) == GCPtr, ("GCPtr=%VGv\n", GCPtr));
2291	#if HC_ARCH_BITS == 64
2292	LogRel(("Mapping: %VGv -> %VGv %s\n", pMapping->GCPtr, GCPtr, pMapping->pszDesc));
2293	#endif
2294	pgmR3MapRelocate(pVM, pMapping, pMapping->GCPtr, GCPtr);
2295	}
2296	else
2297	Log(("pgmR3Load: '%s' needed no relocation (%VGv)\n", szDesc, GCPtr));
2298	}
2299
2300	/*
2301	* Ram range flags and bits.
2302	*/
2303	i = 0;
2304	for (PPGMRAMRANGE pRam = pPGM->pRamRangesR3; pRam; pRam = pRam->pNextR3, i++)
2305	{
2306	/** @todo MMIO ranges may move (PCI reconfig), we currently assume they don't. */
2307	/* Check the seqence number / separator. */
2308	rc = SSMR3GetU32(pSSM, &u32Sep);
2309	if (VBOX_FAILURE(rc))
2310	return rc;
2311	if (u32Sep == ~0U)
2312	break;
2313	if (u32Sep != i)
2314	{
2315	AssertMsgFailed(("u32Sep=%#x (last)\n", u32Sep));
2316	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2317	}
2318
2319	/* Get the range details. */
2320	RTGCPHYS GCPhys;
2321	SSMR3GetGCPhys(pSSM, &GCPhys);
2322	RTGCPHYS GCPhysLast;
2323	SSMR3GetGCPhys(pSSM, &GCPhysLast);
2324	RTGCPHYS cb;
2325	SSMR3GetGCPhys(pSSM, &cb);
2326	uint8_t fHaveBits;
2327	rc = SSMR3GetU8(pSSM, &fHaveBits);
2328	if (VBOX_FAILURE(rc))
2329	return rc;
2330	if (fHaveBits & ~1)
2331	{
2332	AssertMsgFailed(("u32Sep=%#x (last)\n", u32Sep));
2333	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2334	}
2335
2336	/* Match it up with the current range. */
2337	if ( GCPhys != pRam->GCPhys
2338	\|\| GCPhysLast != pRam->GCPhysLast
2339	\|\| cb != pRam->cb
2340	\|\| fHaveBits != !!pRam->pvHC)
2341	{
2342	LogRel(("Ram range: %VGp-%VGp %VGp bytes %s\n"
2343	"State : %VGp-%VGp %VGp bytes %s\n",
2344	pRam->GCPhys, pRam->GCPhysLast, pRam->cb, pRam->pvHC ? "bits" : "nobits",
2345	GCPhys, GCPhysLast, cb, fHaveBits ? "bits" : "nobits"));
2346	/*
2347	* If we're loading a state for debugging purpose, don't make a fuss if
2348	* the MMIO[2] and ROM stuff isn't 100% right, just skip the mismatches.
2349	*/
2350	if ( SSMR3HandleGetAfter(pSSM) != SSMAFTER_DEBUG_IT
2351	\|\| GCPhys < 8 * _1M)
2352	AssertFailedReturn(VERR_SSM_LOAD_CONFIG_MISMATCH);
2353
2354	RTGCPHYS cPages = ((GCPhysLast - GCPhys) + 1) >> PAGE_SHIFT;
2355	while (cPages-- > 0)
2356	{
2357	uint16_t u16Ignore;
2358	SSMR3GetU16(pSSM, &u16Ignore);
2359	}
2360	continue;
2361	}
2362
2363	/* Flags. */
2364	const unsigned cPages = pRam->cb >> PAGE_SHIFT;
2365	for (unsigned iPage = 0; iPage < cPages; iPage++)
2366	{
2367	uint16_t u16 = 0;
2368	SSMR3GetU16(pSSM, &u16);
2369	u16 &= PAGE_OFFSET_MASK & ~( RT_BIT(4) \| RT_BIT(5) \| RT_BIT(6)
2370	\| RT_BIT(7) \| RT_BIT(8) \| RT_BIT(9) \| RT_BIT(10) );
2371	// &= MM_RAM_FLAGS_DYNAMIC_ALLOC \| MM_RAM_FLAGS_RESERVED \| MM_RAM_FLAGS_ROM \| MM_RAM_FLAGS_MMIO \| MM_RAM_FLAGS_MMIO2
2372	pRam->aPages[iPage].HCPhys = PGM_PAGE_GET_HCPHYS(&pRam->aPages[iPage]) \| (RTHCPHYS)u16; /** @todo PAGE FLAGS */
2373	}
2374
2375	/* any memory associated with the range. */
2376	if (pRam->fFlags & MM_RAM_FLAGS_DYNAMIC_ALLOC)
2377	{
2378	for (unsigned iChunk = 0; iChunk < (pRam->cb >> PGM_DYNAMIC_CHUNK_SHIFT); iChunk++)
2379	{
2380	uint8_t fValidChunk;
2381
2382	rc = SSMR3GetU8(pSSM, &fValidChunk);
2383	if (VBOX_FAILURE(rc))
2384	return rc;
2385	if (fValidChunk > 1)
2386	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2387
2388	if (fValidChunk)
2389	{
2390	if (!pRam->pavHCChunkHC[iChunk])
2391	{
2392	rc = pgmr3PhysGrowRange(pVM, pRam->GCPhys + iChunk * PGM_DYNAMIC_CHUNK_SIZE);
2393	if (VBOX_FAILURE(rc))
2394	return rc;
2395	}
2396	Assert(pRam->pavHCChunkHC[iChunk]);
2397
2398	SSMR3GetMem(pSSM, pRam->pavHCChunkHC[iChunk], PGM_DYNAMIC_CHUNK_SIZE);
2399	}
2400	/* else nothing to do */
2401	}
2402	}
2403	else if (pRam->pvHC)
2404	{
2405	int rc = SSMR3GetMem(pSSM, pRam->pvHC, pRam->cb);
2406	if (VBOX_FAILURE(rc))
2407	{
2408	Log(("pgmR3Save: SSMR3GetMem(, %p, %#x) -> %Vrc\n", pRam->pvHC, pRam->cb, rc));
2409	return rc;
2410	}
2411	}
2412	}
2413
2414	/*
2415	* We require a full resync now.
2416	*/
2417	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL);
2418	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3);
2419	pPGM->fSyncFlags \|= PGM_SYNC_UPDATE_PAGE_BIT_VIRTUAL;
2420	pPGM->fPhysCacheFlushPending = true;
2421	pgmR3HandlerPhysicalUpdateAll(pVM);
2422
2423	/*
2424	* Change the paging mode.
2425	*/
2426	rc = PGMR3ChangeMode(pVM, pPGM->enmGuestMode);
2427
2428	/* Restore pVM->pgm.s.GCPhysCR3. */
2429	Assert(pVM->pgm.s.GCPhysCR3 == NIL_RTGCPHYS);
2430	RTGCPHYS GCPhysCR3 = CPUMGetGuestCR3(pVM);
2431	if ( pVM->pgm.s.enmGuestMode == PGMMODE_PAE
2432	\|\| pVM->pgm.s.enmGuestMode == PGMMODE_PAE_NX
2433	\|\| pVM->pgm.s.enmGuestMode == PGMMODE_AMD64
2434	\|\| pVM->pgm.s.enmGuestMode == PGMMODE_AMD64_NX)
2435	GCPhysCR3 = (GCPhysCR3 & X86_CR3_PAE_PAGE_MASK);
2436	else
2437	GCPhysCR3 = (GCPhysCR3 & X86_CR3_PAGE_MASK);
2438	pVM->pgm.s.GCPhysCR3 = GCPhysCR3;
2439
2440	return rc;
2441	}
2442
2443
2444	/**
2445	* Show paging mode.
2446	*
2447	* @param pVM VM Handle.
2448	* @param pHlp The info helpers.
2449	* @param pszArgs "all" (default), "guest", "shadow" or "host".
2450	*/
2451	static DECLCALLBACK(void) pgmR3InfoMode(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2452	{
2453	/* digest argument. */
2454	bool fGuest, fShadow, fHost;
2455	if (pszArgs)
2456	pszArgs = RTStrStripL(pszArgs);
2457	if (!pszArgs \|\| !*pszArgs \|\| strstr(pszArgs, "all"))
2458	fShadow = fHost = fGuest = true;
2459	else
2460	{
2461	fShadow = fHost = fGuest = false;
2462	if (strstr(pszArgs, "guest"))
2463	fGuest = true;
2464	if (strstr(pszArgs, "shadow"))
2465	fShadow = true;
2466	if (strstr(pszArgs, "host"))
2467	fHost = true;
2468	}
2469
2470	/* print info. */
2471	if (fGuest)
2472	pHlp->pfnPrintf(pHlp, "Guest paging mode: %s, changed %RU64 times, A20 %s\n",
2473	PGMGetModeName(pVM->pgm.s.enmGuestMode), pVM->pgm.s.cGuestModeChanges.c,
2474	pVM->pgm.s.fA20Enabled ? "enabled" : "disabled");
2475	if (fShadow)
2476	pHlp->pfnPrintf(pHlp, "Shadow paging mode: %s\n", PGMGetModeName(pVM->pgm.s.enmShadowMode));
2477	if (fHost)
2478	{
2479	const char *psz;
2480	switch (pVM->pgm.s.enmHostMode)
2481	{
2482	case SUPPAGINGMODE_INVALID: psz = "invalid"; break;
2483	case SUPPAGINGMODE_32_BIT: psz = "32-bit"; break;
2484	case SUPPAGINGMODE_32_BIT_GLOBAL: psz = "32-bit+G"; break;
2485	case SUPPAGINGMODE_PAE: psz = "PAE"; break;
2486	case SUPPAGINGMODE_PAE_GLOBAL: psz = "PAE+G"; break;
2487	case SUPPAGINGMODE_PAE_NX: psz = "PAE+NX"; break;
2488	case SUPPAGINGMODE_PAE_GLOBAL_NX: psz = "PAE+G+NX"; break;
2489	case SUPPAGINGMODE_AMD64: psz = "AMD64"; break;
2490	case SUPPAGINGMODE_AMD64_GLOBAL: psz = "AMD64+G"; break;
2491	case SUPPAGINGMODE_AMD64_NX: psz = "AMD64+NX"; break;
2492	case SUPPAGINGMODE_AMD64_GLOBAL_NX: psz = "AMD64+G+NX"; break;
2493	default: psz = "unknown"; break;
2494	}
2495	pHlp->pfnPrintf(pHlp, "Host paging mode: %s\n", psz);
2496	}
2497	}
2498
2499
2500	/**
2501	* Dump registered MMIO ranges to the log.
2502	*
2503	* @param pVM VM Handle.
2504	* @param pHlp The info helpers.
2505	* @param pszArgs Arguments, ignored.
2506	*/
2507	static DECLCALLBACK(void) pgmR3PhysInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2508	{
2509	NOREF(pszArgs);
2510	pHlp->pfnPrintf(pHlp,
2511	"RAM ranges (pVM=%p)\n"
2512	"%.s %.s\n",
2513	pVM,
2514	sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
2515	sizeof(RTHCPTR) * 2, "pvHC ");
2516
2517	for (PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3; pCur; pCur = pCur->pNextR3)
2518	pHlp->pfnPrintf(pHlp,
2519	"%RGp-%RGp %RHv %s\n",
2520	pCur->GCPhys,
2521	pCur->GCPhysLast,
2522	pCur->pvHC,
2523	pCur->pszDesc);
2524	}
2525
2526	/**
2527	* Dump the page directory to the log.
2528	*
2529	* @param pVM VM Handle.
2530	* @param pHlp The info helpers.
2531	* @param pszArgs Arguments, ignored.
2532	*/
2533	static DECLCALLBACK(void) pgmR3InfoCr3(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2534	{
2535	/** @todo fix this! Convert the PGMR3DumpHierarchyHC functions to do guest stuff. */
2536	/* Big pages supported? */
2537	const bool fPSE = !!(CPUMGetGuestCR4(pVM) & X86_CR4_PSE);
2538
2539	/* Global pages supported? */
2540	const bool fPGE = !!(CPUMGetGuestCR4(pVM) & X86_CR4_PGE);
2541
2542	NOREF(pszArgs);
2543
2544	/*
2545	* Get page directory addresses.
2546	*/
2547	PX86PD pPDSrc = pVM->pgm.s.pGuestPDHC;
2548	Assert(pPDSrc);
2549	Assert(PGMPhysGCPhys2HCPtrAssert(pVM, (RTGCPHYS)(CPUMGetGuestCR3(pVM) & X86_CR3_PAGE_MASK), sizeof(*pPDSrc)) == pPDSrc);
2550
2551	/*
2552	* Iterate the page directory.
2553	*/
2554	for (unsigned iPD = 0; iPD < RT_ELEMENTS(pPDSrc->a); iPD++)
2555	{
2556	X86PDE PdeSrc = pPDSrc->a[iPD];
2557	if (PdeSrc.n.u1Present)
2558	{
2559	if (PdeSrc.b.u1Size && fPSE)
2560	{
2561	pHlp->pfnPrintf(pHlp,
2562	"%04X - %VGp P=%d U=%d RW=%d G=%d - BIG\n",
2563	iPD,
2564	pgmGstGet4MBPhysPage(&pVM->pgm.s, PdeSrc),
2565	PdeSrc.b.u1Present, PdeSrc.b.u1User, PdeSrc.b.u1Write, PdeSrc.b.u1Global && fPGE);
2566	}
2567	else
2568	{
2569	pHlp->pfnPrintf(pHlp,
2570	"%04X - %VGp P=%d U=%d RW=%d [G=%d]\n",
2571	iPD,
2572	PdeSrc.u & X86_PDE_PG_MASK,
2573	PdeSrc.n.u1Present, PdeSrc.n.u1User, PdeSrc.n.u1Write, PdeSrc.b.u1Global && fPGE);
2574	}
2575	}
2576	}
2577	}
2578
2579
2580	/**
2581	* Serivce a VMMCALLHOST_PGM_LOCK call.
2582	*
2583	* @returns VBox status code.
2584	* @param pVM The VM handle.
2585	*/
2586	PDMR3DECL(int) PGMR3LockCall(PVM pVM)
2587	{
2588	int rc = PDMR3CritSectEnterEx(&pVM->pgm.s.CritSect, true /* fHostCall */);
2589	AssertRC(rc);
2590	return rc;
2591	}
2592
2593
2594	/**
2595	* Converts a PGMMODE value to a PGM_TYPE_* \#define.
2596	*
2597	* @returns PGM_TYPE_*.
2598	* @param pgmMode The mode value to convert.
2599	*/
2600	DECLINLINE(unsigned) pgmModeToType(PGMMODE pgmMode)
2601	{
2602	switch (pgmMode)
2603	{
2604	case PGMMODE_REAL: return PGM_TYPE_REAL;
2605	case PGMMODE_PROTECTED: return PGM_TYPE_PROT;
2606	case PGMMODE_32_BIT: return PGM_TYPE_32BIT;
2607	case PGMMODE_PAE:
2608	case PGMMODE_PAE_NX: return PGM_TYPE_PAE;
2609	case PGMMODE_AMD64:
2610	case PGMMODE_AMD64_NX: return PGM_TYPE_AMD64;
2611	case PGMMODE_NESTED: return PGM_TYPE_NESTED;
2612	case PGMMODE_EPT: return PGM_TYPE_EPT;
2613	default:
2614	AssertFatalMsgFailed(("pgmMode=%d\n", pgmMode));
2615	}
2616	}
2617
2618
2619	/**
2620	* Gets the index into the paging mode data array of a SHW+GST mode.
2621	*
2622	* @returns PGM::paPagingData index.
2623	* @param uShwType The shadow paging mode type.
2624	* @param uGstType The guest paging mode type.
2625	*/
2626	DECLINLINE(unsigned) pgmModeDataIndex(unsigned uShwType, unsigned uGstType)
2627	{
2628	Assert(uShwType >= PGM_TYPE_32BIT && uShwType <= PGM_TYPE_MAX);
2629	Assert(uGstType >= PGM_TYPE_REAL && uGstType <= PGM_TYPE_AMD64);
2630	return (uShwType - PGM_TYPE_32BIT) * (PGM_TYPE_AMD64 - PGM_TYPE_REAL + 1)
2631	+ (uGstType - PGM_TYPE_REAL);
2632	}
2633
2634
2635	/**
2636	* Gets the index into the paging mode data array of a SHW+GST mode.
2637	*
2638	* @returns PGM::paPagingData index.
2639	* @param enmShw The shadow paging mode.
2640	* @param enmGst The guest paging mode.
2641	*/
2642	DECLINLINE(unsigned) pgmModeDataIndexByMode(PGMMODE enmShw, PGMMODE enmGst)
2643	{
2644	Assert(enmShw >= PGMMODE_32_BIT && enmShw <= PGMMODE_MAX);
2645	Assert(enmGst > PGMMODE_INVALID && enmGst < PGMMODE_MAX);
2646	return pgmModeDataIndex(pgmModeToType(enmShw), pgmModeToType(enmGst));
2647	}
2648
2649
2650	/**
2651	* Calculates the max data index.
2652	* @returns The number of entries in the paging data array.
2653	*/
2654	DECLINLINE(unsigned) pgmModeDataMaxIndex(void)
2655	{
2656	return pgmModeDataIndex(PGM_TYPE_MAX, PGM_TYPE_AMD64) + 1;
2657	}
2658
2659
2660	/**
2661	* Initializes the paging mode data kept in PGM::paModeData.
2662	*
2663	* @param pVM The VM handle.
2664	* @param fResolveGCAndR0 Indicate whether or not GC and Ring-0 symbols can be resolved now.
2665	* This is used early in the init process to avoid trouble with PDM
2666	* not being initialized yet.
2667	*/
2668	static int pgmR3ModeDataInit(PVM pVM, bool fResolveGCAndR0)
2669	{
2670	PPGMMODEDATA pModeData;
2671	int rc;
2672
2673	/*
2674	* Allocate the array on the first call.
2675	*/
2676	if (!pVM->pgm.s.paModeData)
2677	{
2678	pVM->pgm.s.paModeData = (PPGMMODEDATA)MMR3HeapAllocZ(pVM, MM_TAG_PGM, sizeof(PGMMODEDATA) * pgmModeDataMaxIndex());
2679	AssertReturn(pVM->pgm.s.paModeData, VERR_NO_MEMORY);
2680	}
2681
2682	/*
2683	* Initialize the array entries.
2684	*/
2685	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGM_TYPE_REAL)];
2686	pModeData->uShwType = PGM_TYPE_32BIT;
2687	pModeData->uGstType = PGM_TYPE_REAL;
2688	rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2689	rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2690	rc = PGM_BTH_NAME_32BIT_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2691
2692	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGMMODE_PROTECTED)];
2693	pModeData->uShwType = PGM_TYPE_32BIT;
2694	pModeData->uGstType = PGM_TYPE_PROT;
2695	rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2696	rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2697	rc = PGM_BTH_NAME_32BIT_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2698
2699	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGM_TYPE_32BIT)];
2700	pModeData->uShwType = PGM_TYPE_32BIT;
2701	pModeData->uGstType = PGM_TYPE_32BIT;
2702	rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2703	rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2704	rc = PGM_BTH_NAME_32BIT_32BIT(InitData)(pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2705
2706	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_REAL)];
2707	pModeData->uShwType = PGM_TYPE_PAE;
2708	pModeData->uGstType = PGM_TYPE_REAL;
2709	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2710	rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2711	rc = PGM_BTH_NAME_PAE_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2712
2713	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_PROT)];
2714	pModeData->uShwType = PGM_TYPE_PAE;
2715	pModeData->uGstType = PGM_TYPE_PROT;
2716	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2717	rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2718	rc = PGM_BTH_NAME_PAE_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2719
2720	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_32BIT)];
2721	pModeData->uShwType = PGM_TYPE_PAE;
2722	pModeData->uGstType = PGM_TYPE_32BIT;
2723	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2724	rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2725	rc = PGM_BTH_NAME_PAE_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2726
2727	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_PAE)];
2728	pModeData->uShwType = PGM_TYPE_PAE;
2729	pModeData->uGstType = PGM_TYPE_PAE;
2730	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2731	rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2732	rc = PGM_BTH_NAME_PAE_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2733
2734	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_AMD64, PGM_TYPE_AMD64)];
2735	pModeData->uShwType = PGM_TYPE_AMD64;
2736	pModeData->uGstType = PGM_TYPE_AMD64;
2737	rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2738	rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2739	rc = PGM_BTH_NAME_AMD64_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2740
2741	/* The nested paging mode. */
2742	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_REAL)];
2743	pModeData->uShwType = PGM_TYPE_NESTED;
2744	pModeData->uGstType = PGM_TYPE_REAL;
2745	rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2746	rc = PGM_BTH_NAME_NESTED_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2747
2748	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGMMODE_PROTECTED)];
2749	pModeData->uShwType = PGM_TYPE_NESTED;
2750	pModeData->uGstType = PGM_TYPE_PROT;
2751	rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2752	rc = PGM_BTH_NAME_NESTED_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2753
2754	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_32BIT)];
2755	pModeData->uShwType = PGM_TYPE_NESTED;
2756	pModeData->uGstType = PGM_TYPE_32BIT;
2757	rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2758	rc = PGM_BTH_NAME_NESTED_32BIT(InitData)(pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2759
2760	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_PAE)];
2761	pModeData->uShwType = PGM_TYPE_NESTED;
2762	pModeData->uGstType = PGM_TYPE_PAE;
2763	rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2764	rc = PGM_BTH_NAME_NESTED_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2765
2766	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_AMD64)];
2767	pModeData->uShwType = PGM_TYPE_NESTED;
2768	pModeData->uGstType = PGM_TYPE_AMD64;
2769	rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2770	rc = PGM_BTH_NAME_NESTED_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2771
2772	/* The shadow part of the nested callback mode depends on the host paging mode (AMD-V only). */
2773	switch(pVM->pgm.s.enmHostMode)
2774	{
2775	case SUPPAGINGMODE_32_BIT:
2776	case SUPPAGINGMODE_32_BIT_GLOBAL:
2777	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_AMD64;i++)
2778	{
2779	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2780	rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2781	}
2782	break;
2783
2784	case SUPPAGINGMODE_PAE:
2785	case SUPPAGINGMODE_PAE_NX:
2786	case SUPPAGINGMODE_PAE_GLOBAL:
2787	case SUPPAGINGMODE_PAE_GLOBAL_NX:
2788	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_AMD64;i++)
2789	{
2790	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2791	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2792	}
2793	break;
2794
2795	case SUPPAGINGMODE_AMD64:
2796	case SUPPAGINGMODE_AMD64_GLOBAL:
2797	case SUPPAGINGMODE_AMD64_NX:
2798	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2799	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_AMD64;i++)
2800	{
2801	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2802	rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2803	}
2804	break;
2805	default:
2806	AssertFailed();
2807	break;
2808	}
2809
2810	/* Extended paging (EPT) / Intel VT-x */
2811	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_REAL)];
2812	pModeData->uShwType = PGM_TYPE_EPT;
2813	pModeData->uGstType = PGM_TYPE_REAL;
2814	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2815	rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2816	rc = PGM_BTH_NAME_EPT_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2817
2818	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_PROT)];
2819	pModeData->uShwType = PGM_TYPE_EPT;
2820	pModeData->uGstType = PGM_TYPE_PROT;
2821	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2822	rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2823	rc = PGM_BTH_NAME_EPT_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2824
2825	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_32BIT)];
2826	pModeData->uShwType = PGM_TYPE_EPT;
2827	pModeData->uGstType = PGM_TYPE_32BIT;
2828	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2829	rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2830	rc = PGM_BTH_NAME_EPT_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2831
2832	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_PAE)];
2833	pModeData->uShwType = PGM_TYPE_EPT;
2834	pModeData->uGstType = PGM_TYPE_PAE;
2835	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2836	rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2837	rc = PGM_BTH_NAME_EPT_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2838
2839	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_AMD64)];
2840	pModeData->uShwType = PGM_TYPE_EPT;
2841	pModeData->uGstType = PGM_TYPE_AMD64;
2842	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2843	rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2844	rc = PGM_BTH_NAME_EPT_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2845	return VINF_SUCCESS;
2846	}
2847
2848
2849	/**
2850	* Switch to different (or relocated in the relocate case) mode data.
2851	*
2852	* @param pVM The VM handle.
2853	* @param enmShw The the shadow paging mode.
2854	* @param enmGst The the guest paging mode.
2855	*/
2856	static void pgmR3ModeDataSwitch(PVM pVM, PGMMODE enmShw, PGMMODE enmGst)
2857	{
2858	PPGMMODEDATA pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndexByMode(enmShw, enmGst)];
2859
2860	Assert(pModeData->uGstType == pgmModeToType(enmGst));
2861	Assert(pModeData->uShwType == pgmModeToType(enmShw));
2862
2863	/* shadow */
2864	pVM->pgm.s.pfnR3ShwRelocate = pModeData->pfnR3ShwRelocate;
2865	pVM->pgm.s.pfnR3ShwExit = pModeData->pfnR3ShwExit;
2866	pVM->pgm.s.pfnR3ShwGetPage = pModeData->pfnR3ShwGetPage;
2867	Assert(pVM->pgm.s.pfnR3ShwGetPage);
2868	pVM->pgm.s.pfnR3ShwModifyPage = pModeData->pfnR3ShwModifyPage;
2869
2870	pVM->pgm.s.pfnGCShwGetPage = pModeData->pfnGCShwGetPage;
2871	pVM->pgm.s.pfnGCShwModifyPage = pModeData->pfnGCShwModifyPage;
2872
2873	pVM->pgm.s.pfnR0ShwGetPage = pModeData->pfnR0ShwGetPage;
2874	pVM->pgm.s.pfnR0ShwModifyPage = pModeData->pfnR0ShwModifyPage;
2875
2876
2877	/* guest */
2878	pVM->pgm.s.pfnR3GstRelocate = pModeData->pfnR3GstRelocate;
2879	pVM->pgm.s.pfnR3GstExit = pModeData->pfnR3GstExit;
2880	pVM->pgm.s.pfnR3GstGetPage = pModeData->pfnR3GstGetPage;
2881	Assert(pVM->pgm.s.pfnR3GstGetPage);
2882	pVM->pgm.s.pfnR3GstModifyPage = pModeData->pfnR3GstModifyPage;
2883	pVM->pgm.s.pfnR3GstGetPDE = pModeData->pfnR3GstGetPDE;
2884	pVM->pgm.s.pfnR3GstMonitorCR3 = pModeData->pfnR3GstMonitorCR3;
2885	pVM->pgm.s.pfnR3GstUnmonitorCR3 = pModeData->pfnR3GstUnmonitorCR3;
2886	pVM->pgm.s.pfnR3GstMapCR3 = pModeData->pfnR3GstMapCR3;
2887	pVM->pgm.s.pfnR3GstUnmapCR3 = pModeData->pfnR3GstUnmapCR3;
2888	pVM->pgm.s.pfnR3GstWriteHandlerCR3 = pModeData->pfnR3GstWriteHandlerCR3;
2889	pVM->pgm.s.pszR3GstWriteHandlerCR3 = pModeData->pszR3GstWriteHandlerCR3;
2890	pVM->pgm.s.pfnR3GstPAEWriteHandlerCR3 = pModeData->pfnR3GstPAEWriteHandlerCR3;
2891	pVM->pgm.s.pszR3GstPAEWriteHandlerCR3 = pModeData->pszR3GstPAEWriteHandlerCR3;
2892
2893	pVM->pgm.s.pfnGCGstGetPage = pModeData->pfnGCGstGetPage;
2894	pVM->pgm.s.pfnGCGstModifyPage = pModeData->pfnGCGstModifyPage;
2895	pVM->pgm.s.pfnGCGstGetPDE = pModeData->pfnGCGstGetPDE;
2896	pVM->pgm.s.pfnGCGstMonitorCR3 = pModeData->pfnGCGstMonitorCR3;
2897	pVM->pgm.s.pfnGCGstUnmonitorCR3 = pModeData->pfnGCGstUnmonitorCR3;
2898	pVM->pgm.s.pfnGCGstMapCR3 = pModeData->pfnGCGstMapCR3;
2899	pVM->pgm.s.pfnGCGstUnmapCR3 = pModeData->pfnGCGstUnmapCR3;
2900	pVM->pgm.s.pfnGCGstWriteHandlerCR3 = pModeData->pfnGCGstWriteHandlerCR3;
2901	pVM->pgm.s.pfnGCGstPAEWriteHandlerCR3 = pModeData->pfnGCGstPAEWriteHandlerCR3;
2902
2903	pVM->pgm.s.pfnR0GstGetPage = pModeData->pfnR0GstGetPage;
2904	pVM->pgm.s.pfnR0GstModifyPage = pModeData->pfnR0GstModifyPage;
2905	pVM->pgm.s.pfnR0GstGetPDE = pModeData->pfnR0GstGetPDE;
2906	pVM->pgm.s.pfnR0GstMonitorCR3 = pModeData->pfnR0GstMonitorCR3;
2907	pVM->pgm.s.pfnR0GstUnmonitorCR3 = pModeData->pfnR0GstUnmonitorCR3;
2908	pVM->pgm.s.pfnR0GstMapCR3 = pModeData->pfnR0GstMapCR3;
2909	pVM->pgm.s.pfnR0GstUnmapCR3 = pModeData->pfnR0GstUnmapCR3;
2910	pVM->pgm.s.pfnR0GstWriteHandlerCR3 = pModeData->pfnR0GstWriteHandlerCR3;
2911	pVM->pgm.s.pfnR0GstPAEWriteHandlerCR3 = pModeData->pfnR0GstPAEWriteHandlerCR3;
2912
2913
2914	/* both */
2915	pVM->pgm.s.pfnR3BthRelocate = pModeData->pfnR3BthRelocate;
2916	pVM->pgm.s.pfnR3BthTrap0eHandler = pModeData->pfnR3BthTrap0eHandler;
2917	pVM->pgm.s.pfnR3BthInvalidatePage = pModeData->pfnR3BthInvalidatePage;
2918	pVM->pgm.s.pfnR3BthSyncCR3 = pModeData->pfnR3BthSyncCR3;
2919	Assert(pVM->pgm.s.pfnR3BthSyncCR3);
2920	pVM->pgm.s.pfnR3BthSyncPage = pModeData->pfnR3BthSyncPage;
2921	pVM->pgm.s.pfnR3BthPrefetchPage = pModeData->pfnR3BthPrefetchPage;
2922	pVM->pgm.s.pfnR3BthVerifyAccessSyncPage = pModeData->pfnR3BthVerifyAccessSyncPage;
2923	#ifdef VBOX_STRICT
2924	pVM->pgm.s.pfnR3BthAssertCR3 = pModeData->pfnR3BthAssertCR3;
2925	#endif
2926
2927	pVM->pgm.s.pfnGCBthTrap0eHandler = pModeData->pfnGCBthTrap0eHandler;
2928	pVM->pgm.s.pfnGCBthInvalidatePage = pModeData->pfnGCBthInvalidatePage;
2929	pVM->pgm.s.pfnGCBthSyncCR3 = pModeData->pfnGCBthSyncCR3;
2930	pVM->pgm.s.pfnGCBthSyncPage = pModeData->pfnGCBthSyncPage;
2931	pVM->pgm.s.pfnGCBthPrefetchPage = pModeData->pfnGCBthPrefetchPage;
2932	pVM->pgm.s.pfnGCBthVerifyAccessSyncPage = pModeData->pfnGCBthVerifyAccessSyncPage;
2933	#ifdef VBOX_STRICT
2934	pVM->pgm.s.pfnGCBthAssertCR3 = pModeData->pfnGCBthAssertCR3;
2935	#endif
2936
2937	pVM->pgm.s.pfnR0BthTrap0eHandler = pModeData->pfnR0BthTrap0eHandler;
2938	pVM->pgm.s.pfnR0BthInvalidatePage = pModeData->pfnR0BthInvalidatePage;
2939	pVM->pgm.s.pfnR0BthSyncCR3 = pModeData->pfnR0BthSyncCR3;
2940	pVM->pgm.s.pfnR0BthSyncPage = pModeData->pfnR0BthSyncPage;
2941	pVM->pgm.s.pfnR0BthPrefetchPage = pModeData->pfnR0BthPrefetchPage;
2942	pVM->pgm.s.pfnR0BthVerifyAccessSyncPage = pModeData->pfnR0BthVerifyAccessSyncPage;
2943	#ifdef VBOX_STRICT
2944	pVM->pgm.s.pfnR0BthAssertCR3 = pModeData->pfnR0BthAssertCR3;
2945	#endif
2946	}
2947
2948
2949	#ifdef DEBUG_bird
2950	#include <stdlib.h> /* getenv() remove me! */
2951	#endif
2952
2953	/**
2954	* Calculates the shadow paging mode.
2955	*
2956	* @returns The shadow paging mode.
2957	* @param pVM VM handle.
2958	* @param enmGuestMode The guest mode.
2959	* @param enmHostMode The host mode.
2960	* @param enmShadowMode The current shadow mode.
2961	* @param penmSwitcher Where to store the switcher to use.
2962	* VMMSWITCHER_INVALID means no change.
2963	*/
2964	static PGMMODE pgmR3CalcShadowMode(PVM pVM, PGMMODE enmGuestMode, SUPPAGINGMODE enmHostMode, PGMMODE enmShadowMode, VMMSWITCHER *penmSwitcher)
2965	{
2966	VMMSWITCHER enmSwitcher = VMMSWITCHER_INVALID;
2967	switch (enmGuestMode)
2968	{
2969	/*
2970	* When switching to real or protected mode we don't change
2971	* anything since it's likely that we'll switch back pretty soon.
2972	*
2973	* During pgmR3InitPaging we'll end up here with PGMMODE_INVALID
2974	* and is supposed to determine which shadow paging and switcher to
2975	* use during init.
2976	*/
2977	case PGMMODE_REAL:
2978	case PGMMODE_PROTECTED:
2979	if ( enmShadowMode != PGMMODE_INVALID
2980	&& !HWACCMIsEnabled(pVM) /* always switch in hwaccm mode! */)
2981	break; /* (no change) */
2982
2983	switch (enmHostMode)
2984	{
2985	case SUPPAGINGMODE_32_BIT:
2986	case SUPPAGINGMODE_32_BIT_GLOBAL:
2987	enmShadowMode = PGMMODE_32_BIT;
2988	enmSwitcher = VMMSWITCHER_32_TO_32;
2989	break;
2990
2991	case SUPPAGINGMODE_PAE:
2992	case SUPPAGINGMODE_PAE_NX:
2993	case SUPPAGINGMODE_PAE_GLOBAL:
2994	case SUPPAGINGMODE_PAE_GLOBAL_NX:
2995	enmShadowMode = PGMMODE_PAE;
2996	enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
2997	#ifdef DEBUG_bird
2998	if (getenv("VBOX_32BIT"))
2999	{
3000	enmShadowMode = PGMMODE_32_BIT;
3001	enmSwitcher = VMMSWITCHER_PAE_TO_32;
3002	}
3003	#endif
3004	break;
3005
3006	case SUPPAGINGMODE_AMD64:
3007	case SUPPAGINGMODE_AMD64_GLOBAL:
3008	case SUPPAGINGMODE_AMD64_NX:
3009	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3010	enmShadowMode = PGMMODE_PAE;
3011	enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
3012	break;
3013
3014	default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3015	}
3016	break;
3017
3018	case PGMMODE_32_BIT:
3019	switch (enmHostMode)
3020	{
3021	case SUPPAGINGMODE_32_BIT:
3022	case SUPPAGINGMODE_32_BIT_GLOBAL:
3023	enmShadowMode = PGMMODE_32_BIT;
3024	enmSwitcher = VMMSWITCHER_32_TO_32;
3025	break;
3026
3027	case SUPPAGINGMODE_PAE:
3028	case SUPPAGINGMODE_PAE_NX:
3029	case SUPPAGINGMODE_PAE_GLOBAL:
3030	case SUPPAGINGMODE_PAE_GLOBAL_NX:
3031	enmShadowMode = PGMMODE_PAE;
3032	enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
3033	#ifdef DEBUG_bird
3034	if (getenv("VBOX_32BIT"))
3035	{
3036	enmShadowMode = PGMMODE_32_BIT;
3037	enmSwitcher = VMMSWITCHER_PAE_TO_32;
3038	}
3039	#endif
3040	break;
3041
3042	case SUPPAGINGMODE_AMD64:
3043	case SUPPAGINGMODE_AMD64_GLOBAL:
3044	case SUPPAGINGMODE_AMD64_NX:
3045	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3046	enmShadowMode = PGMMODE_PAE;
3047	enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
3048	break;
3049
3050	default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3051	}
3052	break;
3053
3054	case PGMMODE_PAE:
3055	case PGMMODE_PAE_NX: /** @todo This might require more switchers and guest+both modes. */
3056	switch (enmHostMode)
3057	{
3058	case SUPPAGINGMODE_32_BIT:
3059	case SUPPAGINGMODE_32_BIT_GLOBAL:
3060	enmShadowMode = PGMMODE_PAE;
3061	enmSwitcher = VMMSWITCHER_32_TO_PAE;
3062	break;
3063
3064	case SUPPAGINGMODE_PAE:
3065	case SUPPAGINGMODE_PAE_NX:
3066	case SUPPAGINGMODE_PAE_GLOBAL:
3067	case SUPPAGINGMODE_PAE_GLOBAL_NX:
3068	enmShadowMode = PGMMODE_PAE;
3069	enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
3070	break;
3071
3072	case SUPPAGINGMODE_AMD64:
3073	case SUPPAGINGMODE_AMD64_GLOBAL:
3074	case SUPPAGINGMODE_AMD64_NX:
3075	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3076	enmShadowMode = PGMMODE_PAE;
3077	enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
3078	break;
3079
3080	default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3081	}
3082	break;
3083
3084	case PGMMODE_AMD64:
3085	case PGMMODE_AMD64_NX:
3086	switch (enmHostMode)
3087	{
3088	case SUPPAGINGMODE_32_BIT:
3089	case SUPPAGINGMODE_32_BIT_GLOBAL:
3090	enmShadowMode = PGMMODE_PAE;
3091	enmSwitcher = VMMSWITCHER_32_TO_AMD64;
3092	break;
3093
3094	case SUPPAGINGMODE_PAE:
3095	case SUPPAGINGMODE_PAE_NX:
3096	case SUPPAGINGMODE_PAE_GLOBAL:
3097	case SUPPAGINGMODE_PAE_GLOBAL_NX:
3098	enmShadowMode = PGMMODE_PAE;
3099	enmSwitcher = VMMSWITCHER_PAE_TO_AMD64;
3100	break;
3101
3102	case SUPPAGINGMODE_AMD64:
3103	case SUPPAGINGMODE_AMD64_GLOBAL:
3104	case SUPPAGINGMODE_AMD64_NX:
3105	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3106	enmShadowMode = PGMMODE_AMD64;
3107	enmSwitcher = VMMSWITCHER_AMD64_TO_AMD64;
3108	break;
3109
3110	default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3111	}
3112	break;
3113
3114
3115	default:
3116	AssertReleaseMsgFailed(("enmGuestMode=%d\n", enmGuestMode));
3117	return PGMMODE_INVALID;
3118	}
3119	/* Override the shadow mode is nested paging is active. */
3120	if (HWACCMIsNestedPagingActive(pVM))
3121	enmShadowMode = HWACCMGetPagingMode(pVM);
3122
3123	*penmSwitcher = enmSwitcher;
3124	return enmShadowMode;
3125	}
3126
3127	/**
3128	* Performs the actual mode change.
3129	* This is called by PGMChangeMode and pgmR3InitPaging().
3130	*
3131	* @returns VBox status code.
3132	* @param pVM VM handle.
3133	* @param enmGuestMode The new guest mode. This is assumed to be different from
3134	* the current mode.
3135	*/
3136	PGMR3DECL(int) PGMR3ChangeMode(PVM pVM, PGMMODE enmGuestMode)
3137	{
3138	Log(("PGMR3ChangeMode: Guest mode: %s -> %s\n", PGMGetModeName(pVM->pgm.s.enmGuestMode), PGMGetModeName(enmGuestMode)));
3139	STAM_REL_COUNTER_INC(&pVM->pgm.s.cGuestModeChanges);
3140
3141	/*
3142	* Calc the shadow mode and switcher.
3143	*/
3144	VMMSWITCHER enmSwitcher;
3145	PGMMODE enmShadowMode = pgmR3CalcShadowMode(pVM, enmGuestMode, pVM->pgm.s.enmHostMode, pVM->pgm.s.enmShadowMode, &enmSwitcher);
3146	if (enmSwitcher != VMMSWITCHER_INVALID)
3147	{
3148	/*
3149	* Select new switcher.
3150	*/
3151	int rc = VMMR3SelectSwitcher(pVM, enmSwitcher);
3152	if (VBOX_FAILURE(rc))
3153	{
3154	AssertReleaseMsgFailed(("VMMR3SelectSwitcher(%d) -> %Vrc\n", enmSwitcher, rc));
3155	return rc;
3156	}
3157	}
3158
3159	/*
3160	* Exit old mode(s).
3161	*/
3162	/* shadow */
3163	if (enmShadowMode != pVM->pgm.s.enmShadowMode)
3164	{
3165	LogFlow(("PGMR3ChangeMode: Shadow mode: %s -> %s\n", PGMGetModeName(pVM->pgm.s.enmShadowMode), PGMGetModeName(enmShadowMode)));
3166	if (PGM_SHW_PFN(Exit, pVM))
3167	{
3168	int rc = PGM_SHW_PFN(Exit, pVM)(pVM);
3169	if (VBOX_FAILURE(rc))
3170	{
3171	AssertMsgFailed(("Exit failed for shadow mode %d: %Vrc\n", pVM->pgm.s.enmShadowMode, rc));
3172	return rc;
3173	}
3174	}
3175
3176	}
3177	else
3178	LogFlow(("PGMR3ChangeMode: Shadow mode remains: %s\n", PGMGetModeName(pVM->pgm.s.enmShadowMode)));
3179
3180	/* guest */
3181	if (PGM_GST_PFN(Exit, pVM))
3182	{
3183	int rc = PGM_GST_PFN(Exit, pVM)(pVM);
3184	if (VBOX_FAILURE(rc))
3185	{
3186	AssertMsgFailed(("Exit failed for guest mode %d: %Vrc\n", pVM->pgm.s.enmGuestMode, rc));
3187	return rc;
3188	}
3189	}
3190
3191	/*
3192	* Load new paging mode data.
3193	*/
3194	pgmR3ModeDataSwitch(pVM, enmShadowMode, enmGuestMode);
3195
3196	/*
3197	* Enter new shadow mode (if changed).
3198	*/
3199	if (enmShadowMode != pVM->pgm.s.enmShadowMode)
3200	{
3201	int rc;
3202	pVM->pgm.s.enmShadowMode = enmShadowMode;
3203	switch (enmShadowMode)
3204	{
3205	case PGMMODE_32_BIT:
3206	rc = PGM_SHW_NAME_32BIT(Enter)(pVM);
3207	break;
3208	case PGMMODE_PAE:
3209	case PGMMODE_PAE_NX:
3210	rc = PGM_SHW_NAME_PAE(Enter)(pVM);
3211	break;
3212	case PGMMODE_AMD64:
3213	case PGMMODE_AMD64_NX:
3214	rc = PGM_SHW_NAME_AMD64(Enter)(pVM);
3215	break;
3216	case PGMMODE_NESTED:
3217	rc = PGM_SHW_NAME_NESTED(Enter)(pVM);
3218	break;
3219	case PGMMODE_EPT:
3220	rc = PGM_SHW_NAME_EPT(Enter)(pVM);
3221	break;
3222	case PGMMODE_REAL:
3223	case PGMMODE_PROTECTED:
3224	default:
3225	AssertReleaseMsgFailed(("enmShadowMode=%d\n", enmShadowMode));
3226	return VERR_INTERNAL_ERROR;
3227	}
3228	if (VBOX_FAILURE(rc))
3229	{
3230	AssertReleaseMsgFailed(("Entering enmShadowMode=%d failed: %Vrc\n", enmShadowMode, rc));
3231	pVM->pgm.s.enmShadowMode = PGMMODE_INVALID;
3232	return rc;
3233	}
3234	}
3235
3236	/* We must flush the PGM pool cache if the guest mode changes; we don't always
3237	* switch shadow paging mode (e.g. protected->32-bit) and shouldn't reuse
3238	* the shadow page tables.
3239	*
3240	* That only applies when switching between paging and non-paging modes.
3241	*
3242	* @todo A20 setting
3243	*/
3244	if ( pVM->pgm.s.CTXSUFF(pPool)
3245	&& !HWACCMIsNestedPagingActive(pVM)
3246	&& PGMMODE_WITH_PAGING(pVM->pgm.s.enmGuestMode) != PGMMODE_WITH_PAGING(enmGuestMode))
3247	{
3248	Log(("PGMR3ChangeMode: changing guest paging mode -> flush pgm pool cache!\n"));
3249	pgmPoolFlushAll(pVM);
3250	}
3251
3252	/*
3253	* Enter the new guest and shadow+guest modes.
3254	*/
3255	int rc = -1;
3256	int rc2 = -1;
3257	RTGCPHYS GCPhysCR3 = NIL_RTGCPHYS;
3258	pVM->pgm.s.enmGuestMode = enmGuestMode;
3259	switch (enmGuestMode)
3260	{
3261	case PGMMODE_REAL:
3262	rc = PGM_GST_NAME_REAL(Enter)(pVM, NIL_RTGCPHYS);
3263	switch (pVM->pgm.s.enmShadowMode)
3264	{
3265	case PGMMODE_32_BIT:
3266	rc2 = PGM_BTH_NAME_32BIT_REAL(Enter)(pVM, NIL_RTGCPHYS);
3267	break;
3268	case PGMMODE_PAE:
3269	case PGMMODE_PAE_NX:
3270	rc2 = PGM_BTH_NAME_PAE_REAL(Enter)(pVM, NIL_RTGCPHYS);
3271	break;
3272	case PGMMODE_NESTED:
3273	rc2 = PGM_BTH_NAME_NESTED_REAL(Enter)(pVM, NIL_RTGCPHYS);
3274	break;
3275	case PGMMODE_EPT:
3276	rc2 = PGM_BTH_NAME_EPT_REAL(Enter)(pVM, NIL_RTGCPHYS);
3277	break;
3278	case PGMMODE_AMD64:
3279	case PGMMODE_AMD64_NX:
3280	AssertMsgFailed(("Should use PAE shadow mode!\n"));
3281	default: AssertFailed(); break;
3282	}
3283	break;
3284
3285	case PGMMODE_PROTECTED:
3286	rc = PGM_GST_NAME_PROT(Enter)(pVM, NIL_RTGCPHYS);
3287	switch (pVM->pgm.s.enmShadowMode)
3288	{
3289	case PGMMODE_32_BIT:
3290	rc2 = PGM_BTH_NAME_32BIT_PROT(Enter)(pVM, NIL_RTGCPHYS);
3291	break;
3292	case PGMMODE_PAE:
3293	case PGMMODE_PAE_NX:
3294	rc2 = PGM_BTH_NAME_PAE_PROT(Enter)(pVM, NIL_RTGCPHYS);
3295	break;
3296	case PGMMODE_NESTED:
3297	rc2 = PGM_BTH_NAME_NESTED_PROT(Enter)(pVM, NIL_RTGCPHYS);
3298	break;
3299	case PGMMODE_EPT:
3300	rc2 = PGM_BTH_NAME_EPT_PROT(Enter)(pVM, NIL_RTGCPHYS);
3301	break;
3302	case PGMMODE_AMD64:
3303	case PGMMODE_AMD64_NX:
3304	AssertMsgFailed(("Should use PAE shadow mode!\n"));
3305	default: AssertFailed(); break;
3306	}
3307	break;
3308
3309	case PGMMODE_32_BIT:
3310	GCPhysCR3 = CPUMGetGuestCR3(pVM) & X86_CR3_PAGE_MASK;
3311	rc = PGM_GST_NAME_32BIT(Enter)(pVM, GCPhysCR3);
3312	switch (pVM->pgm.s.enmShadowMode)
3313	{
3314	case PGMMODE_32_BIT:
3315	rc2 = PGM_BTH_NAME_32BIT_32BIT(Enter)(pVM, GCPhysCR3);
3316	break;
3317	case PGMMODE_PAE:
3318	case PGMMODE_PAE_NX:
3319	rc2 = PGM_BTH_NAME_PAE_32BIT(Enter)(pVM, GCPhysCR3);
3320	break;
3321	case PGMMODE_NESTED:
3322	rc2 = PGM_BTH_NAME_NESTED_32BIT(Enter)(pVM, GCPhysCR3);
3323	break;
3324	case PGMMODE_EPT:
3325	rc2 = PGM_BTH_NAME_EPT_32BIT(Enter)(pVM, GCPhysCR3);
3326	break;
3327	case PGMMODE_AMD64:
3328	case PGMMODE_AMD64_NX:
3329	AssertMsgFailed(("Should use PAE shadow mode!\n"));
3330	default: AssertFailed(); break;
3331	}
3332	break;
3333
3334	case PGMMODE_PAE_NX:
3335	case PGMMODE_PAE:
3336	{
3337	uint32_t u32Dummy, u32Features;
3338
3339	CPUMGetGuestCpuId(pVM, 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
3340	if (!(u32Features & X86_CPUID_FEATURE_EDX_PAE))
3341	{
3342	/* Pause first, then inform Main. */
3343	rc = VMR3SuspendNoSave(pVM);
3344	AssertRC(rc);
3345
3346	VMSetRuntimeError(pVM, true, "PAEmode",
3347	N_("The guest is trying to switch to the PAE mode which is currently disabled by default in VirtualBox. Experimental PAE support can be enabled using the -pae option with VBoxManage"));
3348	/* we must return TRUE here otherwise the recompiler will assert */
3349	return VINF_SUCCESS;
3350	}
3351	GCPhysCR3 = CPUMGetGuestCR3(pVM) & X86_CR3_PAE_PAGE_MASK;
3352	rc = PGM_GST_NAME_PAE(Enter)(pVM, GCPhysCR3);
3353	switch (pVM->pgm.s.enmShadowMode)
3354	{
3355	case PGMMODE_PAE:
3356	case PGMMODE_PAE_NX:
3357	rc2 = PGM_BTH_NAME_PAE_PAE(Enter)(pVM, GCPhysCR3);
3358	break;
3359	case PGMMODE_NESTED:
3360	rc2 = PGM_BTH_NAME_NESTED_PAE(Enter)(pVM, GCPhysCR3);
3361	break;
3362	case PGMMODE_EPT:
3363	rc2 = PGM_BTH_NAME_EPT_PAE(Enter)(pVM, GCPhysCR3);
3364	break;
3365	case PGMMODE_32_BIT:
3366	case PGMMODE_AMD64:
3367	case PGMMODE_AMD64_NX:
3368	AssertMsgFailed(("Should use PAE shadow mode!\n"));
3369	default: AssertFailed(); break;
3370	}
3371	break;
3372	}
3373
3374	case PGMMODE_AMD64_NX:
3375	case PGMMODE_AMD64:
3376	GCPhysCR3 = CPUMGetGuestCR3(pVM) & 0xfffffffffffff000ULL; /** @todo define this mask! */
3377	rc = PGM_GST_NAME_AMD64(Enter)(pVM, GCPhysCR3);
3378	switch (pVM->pgm.s.enmShadowMode)
3379	{
3380	case PGMMODE_AMD64:
3381	case PGMMODE_AMD64_NX:
3382	rc2 = PGM_BTH_NAME_AMD64_AMD64(Enter)(pVM, GCPhysCR3);
3383	break;
3384	case PGMMODE_NESTED:
3385	rc2 = PGM_BTH_NAME_NESTED_AMD64(Enter)(pVM, GCPhysCR3);
3386	break;
3387	case PGMMODE_EPT:
3388	rc2 = PGM_BTH_NAME_EPT_AMD64(Enter)(pVM, GCPhysCR3);
3389	break;
3390	case PGMMODE_32_BIT:
3391	case PGMMODE_PAE:
3392	case PGMMODE_PAE_NX:
3393	AssertMsgFailed(("Should use AMD64 shadow mode!\n"));
3394	default: AssertFailed(); break;
3395	}
3396	break;
3397
3398	default:
3399	AssertReleaseMsgFailed(("enmGuestMode=%d\n", enmGuestMode));
3400	rc = VERR_NOT_IMPLEMENTED;
3401	break;
3402	}
3403
3404	/* status codes. */
3405	AssertRC(rc);
3406	AssertRC(rc2);
3407	if (VBOX_SUCCESS(rc))
3408	{
3409	rc = rc2;
3410	if (VBOX_SUCCESS(rc)) /* no informational status codes. */
3411	rc = VINF_SUCCESS;
3412	}
3413
3414	/*
3415	* Notify SELM so it can update the TSSes with correct CR3s.
3416	*/
3417	SELMR3PagingModeChanged(pVM);
3418
3419	/* Notify HWACCM as well. */
3420	HWACCMR3PagingModeChanged(pVM, pVM->pgm.s.enmShadowMode);
3421	return rc;
3422	}
3423
3424
3425	/**
3426	* Dumps a PAE shadow page table.
3427	*
3428	* @returns VBox status code (VINF_SUCCESS).
3429	* @param pVM The VM handle.
3430	* @param pPT Pointer to the page table.
3431	* @param u64Address The virtual address of the page table starts.
3432	* @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3433	* @param cMaxDepth The maxium depth.
3434	* @param pHlp Pointer to the output functions.
3435	*/
3436	static int pgmR3DumpHierarchyHCPaePT(PVM pVM, PX86PTPAE pPT, uint64_t u64Address, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3437	{
3438	for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3439	{
3440	X86PTEPAE Pte = pPT->a[i];
3441	if (Pte.n.u1Present)
3442	{
3443	pHlp->pfnPrintf(pHlp,
3444	fLongMode /P R S A D G WT CD AT NX 4M a p ? /
3445	? "%016llx 3 \| P %c %c %c %c %c %s %s %s %s 4K %c%c%c %016llx\n"
3446	: "%08llx 2 \| P %c %c %c %c %c %s %s %s %s 4K %c%c%c %016llx\n",
3447	u64Address + ((uint64_t)i << X86_PT_PAE_SHIFT),
3448	Pte.n.u1Write ? 'W' : 'R',
3449	Pte.n.u1User ? 'U' : 'S',
3450	Pte.n.u1Accessed ? 'A' : '-',
3451	Pte.n.u1Dirty ? 'D' : '-',
3452	Pte.n.u1Global ? 'G' : '-',
3453	Pte.n.u1WriteThru ? "WT" : "--",
3454	Pte.n.u1CacheDisable? "CD" : "--",
3455	Pte.n.u1PAT ? "AT" : "--",
3456	Pte.n.u1NoExecute ? "NX" : "--",
3457	Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3458	Pte.u & RT_BIT(10) ? '1' : '0',
3459	Pte.u & PGM_PTFLAGS_CSAM_VALIDATED? 'v' : '-',
3460	Pte.u & X86_PTE_PAE_PG_MASK);
3461	}
3462	}
3463	return VINF_SUCCESS;
3464	}
3465
3466
3467	/**
3468	* Dumps a PAE shadow page directory table.
3469	*
3470	* @returns VBox status code (VINF_SUCCESS).
3471	* @param pVM The VM handle.
3472	* @param HCPhys The physical address of the page directory table.
3473	* @param u64Address The virtual address of the page table starts.
3474	* @param cr4 The CR4, PSE is currently used.
3475	* @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3476	* @param cMaxDepth The maxium depth.
3477	* @param pHlp Pointer to the output functions.
3478	*/
3479	static int pgmR3DumpHierarchyHCPaePD(PVM pVM, RTHCPHYS HCPhys, uint64_t u64Address, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3480	{
3481	PX86PDPAE pPD = (PX86PDPAE)MMPagePhys2Page(pVM, HCPhys);
3482	if (!pPD)
3483	{
3484	pHlp->pfnPrintf(pHlp, "%0*llx error! Page directory at HCPhys=%#VHp was not found in the page pool!\n",
3485	fLongMode ? 16 : 8, u64Address, HCPhys);
3486	return VERR_INVALID_PARAMETER;
3487	}
3488	const bool fBigPagesSupported = fLongMode \|\| !!(cr4 & X86_CR4_PSE);
3489
3490	int rc = VINF_SUCCESS;
3491	for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3492	{
3493	X86PDEPAE Pde = pPD->a[i];
3494	if (Pde.n.u1Present)
3495	{
3496	if (fBigPagesSupported && Pde.b.u1Size)
3497	pHlp->pfnPrintf(pHlp,
3498	fLongMode /P R S A D G WT CD AT NX 4M a p ? /
3499	? "%016llx 2 \| P %c %c %c %c %c %s %s %s %s 4M %c%c%c %016llx\n"
3500	: "%08llx 1 \| P %c %c %c %c %c %s %s %s %s 4M %c%c%c %016llx\n",
3501	u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT),
3502	Pde.b.u1Write ? 'W' : 'R',
3503	Pde.b.u1User ? 'U' : 'S',
3504	Pde.b.u1Accessed ? 'A' : '-',
3505	Pde.b.u1Dirty ? 'D' : '-',
3506	Pde.b.u1Global ? 'G' : '-',
3507	Pde.b.u1WriteThru ? "WT" : "--",
3508	Pde.b.u1CacheDisable? "CD" : "--",
3509	Pde.b.u1PAT ? "AT" : "--",
3510	Pde.b.u1NoExecute ? "NX" : "--",
3511	Pde.u & RT_BIT_64(9) ? '1' : '0',
3512	Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3513	Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3514	Pde.u & X86_PDE_PAE_PG_MASK);
3515	else
3516	{
3517	pHlp->pfnPrintf(pHlp,
3518	fLongMode /P R S A D G WT CD AT NX 4M a p ? /
3519	? "%016llx 2 \| P %c %c %c %c %c %s %s .. %s 4K %c%c%c %016llx\n"
3520	: "%08llx 1 \| P %c %c %c %c %c %s %s .. %s 4K %c%c%c %016llx\n",
3521	u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT),
3522	Pde.n.u1Write ? 'W' : 'R',
3523	Pde.n.u1User ? 'U' : 'S',
3524	Pde.n.u1Accessed ? 'A' : '-',
3525	Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3526	Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3527	Pde.n.u1WriteThru ? "WT" : "--",
3528	Pde.n.u1CacheDisable? "CD" : "--",
3529	Pde.n.u1NoExecute ? "NX" : "--",
3530	Pde.u & RT_BIT_64(9) ? '1' : '0',
3531	Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3532	Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3533	Pde.u & X86_PDE_PAE_PG_MASK);
3534	if (cMaxDepth >= 1)
3535	{
3536	/** @todo what about using the page pool for mapping PTs? */
3537	uint64_t u64AddressPT = u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT);
3538	RTHCPHYS HCPhysPT = Pde.u & X86_PDE_PAE_PG_MASK;
3539	PX86PTPAE pPT = NULL;
3540	if (!(Pde.u & PGM_PDFLAGS_MAPPING))
3541	pPT = (PX86PTPAE)MMPagePhys2Page(pVM, HCPhysPT);
3542	else
3543	{
3544	for (PPGMMAPPING pMap = pVM->pgm.s.pMappingsR3; pMap; pMap = pMap->pNextR3)
3545	{
3546	uint64_t off = u64AddressPT - pMap->GCPtr;
3547	if (off < pMap->cb)
3548	{
3549	const int iPDE = (uint32_t)(off >> X86_PD_SHIFT);
3550	const int iSub = (int)((off >> X86_PD_PAE_SHIFT) & 1); /* MSC is a pain sometimes */
3551	if ((iSub ? pMap->aPTs[iPDE].HCPhysPaePT1 : pMap->aPTs[iPDE].HCPhysPaePT0) != HCPhysPT)
3552	pHlp->pfnPrintf(pHlp, "%0*llx error! Mapping error! PT %d has HCPhysPT=%VHp not %VHp is in the PD.\n",
3553	fLongMode ? 16 : 8, u64AddressPT, iPDE,
3554	iSub ? pMap->aPTs[iPDE].HCPhysPaePT1 : pMap->aPTs[iPDE].HCPhysPaePT0, HCPhysPT);
3555	pPT = &pMap->aPTs[iPDE].paPaePTsR3[iSub];
3556	}
3557	}
3558	}
3559	int rc2 = VERR_INVALID_PARAMETER;
3560	if (pPT)
3561	rc2 = pgmR3DumpHierarchyHCPaePT(pVM, pPT, u64AddressPT, fLongMode, cMaxDepth - 1, pHlp);
3562	else
3563	pHlp->pfnPrintf(pHlp, "%0*llx error! Page table at HCPhys=%#VHp was not found in the page pool!\n",
3564	fLongMode ? 16 : 8, u64AddressPT, HCPhysPT);
3565	if (rc2 < rc && VBOX_SUCCESS(rc))
3566	rc = rc2;
3567	}
3568	}
3569	}
3570	}
3571	return rc;
3572	}
3573
3574
3575	/**
3576	* Dumps a PAE shadow page directory pointer table.
3577	*
3578	* @returns VBox status code (VINF_SUCCESS).
3579	* @param pVM The VM handle.
3580	* @param HCPhys The physical address of the page directory pointer table.
3581	* @param u64Address The virtual address of the page table starts.
3582	* @param cr4 The CR4, PSE is currently used.
3583	* @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3584	* @param cMaxDepth The maxium depth.
3585	* @param pHlp Pointer to the output functions.
3586	*/
3587	static int pgmR3DumpHierarchyHCPaePDPT(PVM pVM, RTHCPHYS HCPhys, uint64_t u64Address, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3588	{
3589	PX86PDPT pPDPT = (PX86PDPT)MMPagePhys2Page(pVM, HCPhys);
3590	if (!pPDPT)
3591	{
3592	pHlp->pfnPrintf(pHlp, "%0*llx error! Page directory pointer table at HCPhys=%#VHp was not found in the page pool!\n",
3593	fLongMode ? 16 : 8, u64Address, HCPhys);
3594	return VERR_INVALID_PARAMETER;
3595	}
3596
3597	int rc = VINF_SUCCESS;
3598	const unsigned c = fLongMode ? RT_ELEMENTS(pPDPT->a) : X86_PG_PAE_PDPE_ENTRIES;
3599	for (unsigned i = 0; i < c; i++)
3600	{
3601	X86PDPE Pdpe = pPDPT->a[i];
3602	if (Pdpe.n.u1Present)
3603	{
3604	if (fLongMode)
3605	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a p ? /
3606	"%016llx 1 \| P %c %c %c %c %c %s %s %s %s .. %c%c%c %016llx\n",
3607	u64Address + ((uint64_t)i << X86_PDPT_SHIFT),
3608	Pdpe.lm.u1Write ? 'W' : 'R',
3609	Pdpe.lm.u1User ? 'U' : 'S',
3610	Pdpe.lm.u1Accessed ? 'A' : '-',
3611	Pdpe.lm.u3Reserved & 1? '?' : '.', /* ignored */
3612	Pdpe.lm.u3Reserved & 4? '!' : '.', /* mbz */
3613	Pdpe.lm.u1WriteThru ? "WT" : "--",
3614	Pdpe.lm.u1CacheDisable? "CD" : "--",
3615	Pdpe.lm.u3Reserved & 2? "!" : "..",/* mbz */
3616	Pdpe.lm.u1NoExecute ? "NX" : "--",
3617	Pdpe.u & RT_BIT(9) ? '1' : '0',
3618	Pdpe.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3619	Pdpe.u & RT_BIT(11) ? '1' : '0',
3620	Pdpe.u & X86_PDPE_PG_MASK);
3621	else
3622	pHlp->pfnPrintf(pHlp, /P G WT CD AT NX 4M a p ? /
3623	"%08x 0 \| P %c %s %s %s %s .. %c%c%c %016llx\n",
3624	i << X86_PDPT_SHIFT,
3625	Pdpe.n.u4Reserved & 1? '!' : '.', /* mbz */
3626	Pdpe.n.u4Reserved & 4? '!' : '.', /* mbz */
3627	Pdpe.n.u1WriteThru ? "WT" : "--",
3628	Pdpe.n.u1CacheDisable? "CD" : "--",
3629	Pdpe.n.u4Reserved & 2? "!" : "..",/* mbz */
3630	Pdpe.u & RT_BIT(9) ? '1' : '0',
3631	Pdpe.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3632	Pdpe.u & RT_BIT(11) ? '1' : '0',
3633	Pdpe.u & X86_PDPE_PG_MASK);
3634	if (cMaxDepth >= 1)
3635	{
3636	int rc2 = pgmR3DumpHierarchyHCPaePD(pVM, Pdpe.u & X86_PDPE_PG_MASK, u64Address + ((uint64_t)i << X86_PDPT_SHIFT),
3637	cr4, fLongMode, cMaxDepth - 1, pHlp);
3638	if (rc2 < rc && VBOX_SUCCESS(rc))
3639	rc = rc2;
3640	}
3641	}
3642	}
3643	return rc;
3644	}
3645
3646
3647	/**
3648	* Dumps a 32-bit shadow page table.
3649	*
3650	* @returns VBox status code (VINF_SUCCESS).
3651	* @param pVM The VM handle.
3652	* @param HCPhys The physical address of the table.
3653	* @param cr4 The CR4, PSE is currently used.
3654	* @param cMaxDepth The maxium depth.
3655	* @param pHlp Pointer to the output functions.
3656	*/
3657	static int pgmR3DumpHierarchyHcPaePML4(PVM pVM, RTHCPHYS HCPhys, uint32_t cr4, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3658	{
3659	PX86PML4 pPML4 = (PX86PML4)MMPagePhys2Page(pVM, HCPhys);
3660	if (!pPML4)
3661	{
3662	pHlp->pfnPrintf(pHlp, "Page map level 4 at HCPhys=%#VHp was not found in the page pool!\n", HCPhys);
3663	return VERR_INVALID_PARAMETER;
3664	}
3665
3666	int rc = VINF_SUCCESS;
3667	for (unsigned i = 0; i < RT_ELEMENTS(pPML4->a); i++)
3668	{
3669	X86PML4E Pml4e = pPML4->a[i];
3670	if (Pml4e.n.u1Present)
3671	{
3672	uint64_t u64Address = ((uint64_t)i << X86_PML4_SHIFT) \| (((uint64_t)i >> (X86_PML4_SHIFT - X86_PDPT_SHIFT - 1)) * 0xffff000000000000ULL);
3673	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a p ? /
3674	"%016llx 0 \| P %c %c %c %c %c %s %s %s %s .. %c%c%c %016llx\n",
3675	u64Address,
3676	Pml4e.n.u1Write ? 'W' : 'R',
3677	Pml4e.n.u1User ? 'U' : 'S',
3678	Pml4e.n.u1Accessed ? 'A' : '-',
3679	Pml4e.n.u3Reserved & 1? '?' : '.', /* ignored */
3680	Pml4e.n.u3Reserved & 4? '!' : '.', /* mbz */
3681	Pml4e.n.u1WriteThru ? "WT" : "--",
3682	Pml4e.n.u1CacheDisable? "CD" : "--",
3683	Pml4e.n.u3Reserved & 2? "!" : "..",/* mbz */
3684	Pml4e.n.u1NoExecute ? "NX" : "--",
3685	Pml4e.u & RT_BIT(9) ? '1' : '0',
3686	Pml4e.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3687	Pml4e.u & RT_BIT(11) ? '1' : '0',
3688	Pml4e.u & X86_PML4E_PG_MASK);
3689
3690	if (cMaxDepth >= 1)
3691	{
3692	int rc2 = pgmR3DumpHierarchyHCPaePDPT(pVM, Pml4e.u & X86_PML4E_PG_MASK, u64Address, cr4, true, cMaxDepth - 1, pHlp);
3693	if (rc2 < rc && VBOX_SUCCESS(rc))
3694	rc = rc2;
3695	}
3696	}
3697	}
3698	return rc;
3699	}
3700
3701
3702	/**
3703	* Dumps a 32-bit shadow page table.
3704	*
3705	* @returns VBox status code (VINF_SUCCESS).
3706	* @param pVM The VM handle.
3707	* @param pPT Pointer to the page table.
3708	* @param u32Address The virtual address this table starts at.
3709	* @param pHlp Pointer to the output functions.
3710	*/
3711	int pgmR3DumpHierarchyHC32BitPT(PVM pVM, PX86PT pPT, uint32_t u32Address, PCDBGFINFOHLP pHlp)
3712	{
3713	for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3714	{
3715	X86PTE Pte = pPT->a[i];
3716	if (Pte.n.u1Present)
3717	{
3718	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a m d /
3719	"%08x 1 \| P %c %c %c %c %c %s %s %s .. 4K %c%c%c %08x\n",
3720	u32Address + (i << X86_PT_SHIFT),
3721	Pte.n.u1Write ? 'W' : 'R',
3722	Pte.n.u1User ? 'U' : 'S',
3723	Pte.n.u1Accessed ? 'A' : '-',
3724	Pte.n.u1Dirty ? 'D' : '-',
3725	Pte.n.u1Global ? 'G' : '-',
3726	Pte.n.u1WriteThru ? "WT" : "--",
3727	Pte.n.u1CacheDisable? "CD" : "--",
3728	Pte.n.u1PAT ? "AT" : "--",
3729	Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3730	Pte.u & RT_BIT(10) ? '1' : '0',
3731	Pte.u & PGM_PTFLAGS_CSAM_VALIDATED ? 'v' : '-',
3732	Pte.u & X86_PDE_PG_MASK);
3733	}
3734	}
3735	return VINF_SUCCESS;
3736	}
3737
3738
3739	/**
3740	* Dumps a 32-bit shadow page directory and page tables.
3741	*
3742	* @returns VBox status code (VINF_SUCCESS).
3743	* @param pVM The VM handle.
3744	* @param cr3 The root of the hierarchy.
3745	* @param cr4 The CR4, PSE is currently used.
3746	* @param cMaxDepth How deep into the hierarchy the dumper should go.
3747	* @param pHlp Pointer to the output functions.
3748	*/
3749	int pgmR3DumpHierarchyHC32BitPD(PVM pVM, uint32_t cr3, uint32_t cr4, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3750	{
3751	PX86PD pPD = (PX86PD)MMPagePhys2Page(pVM, cr3 & X86_CR3_PAGE_MASK);
3752	if (!pPD)
3753	{
3754	pHlp->pfnPrintf(pHlp, "Page directory at %#x was not found in the page pool!\n", cr3 & X86_CR3_PAGE_MASK);
3755	return VERR_INVALID_PARAMETER;
3756	}
3757
3758	int rc = VINF_SUCCESS;
3759	for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3760	{
3761	X86PDE Pde = pPD->a[i];
3762	if (Pde.n.u1Present)
3763	{
3764	const uint32_t u32Address = i << X86_PD_SHIFT;
3765	if ((cr4 & X86_CR4_PSE) && Pde.b.u1Size)
3766	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a m d /
3767	"%08x 0 \| P %c %c %c %c %c %s %s %s .. 4M %c%c%c %08x\n",
3768	u32Address,
3769	Pde.b.u1Write ? 'W' : 'R',
3770	Pde.b.u1User ? 'U' : 'S',
3771	Pde.b.u1Accessed ? 'A' : '-',
3772	Pde.b.u1Dirty ? 'D' : '-',
3773	Pde.b.u1Global ? 'G' : '-',
3774	Pde.b.u1WriteThru ? "WT" : "--",
3775	Pde.b.u1CacheDisable? "CD" : "--",
3776	Pde.b.u1PAT ? "AT" : "--",
3777	Pde.u & RT_BIT_64(9) ? '1' : '0',
3778	Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3779	Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3780	Pde.u & X86_PDE4M_PG_MASK);
3781	else
3782	{
3783	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a m d /
3784	"%08x 0 \| P %c %c %c %c %c %s %s .. .. 4K %c%c%c %08x\n",
3785	u32Address,
3786	Pde.n.u1Write ? 'W' : 'R',
3787	Pde.n.u1User ? 'U' : 'S',
3788	Pde.n.u1Accessed ? 'A' : '-',
3789	Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3790	Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3791	Pde.n.u1WriteThru ? "WT" : "--",
3792	Pde.n.u1CacheDisable? "CD" : "--",
3793	Pde.u & RT_BIT_64(9) ? '1' : '0',
3794	Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3795	Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3796	Pde.u & X86_PDE_PG_MASK);
3797	if (cMaxDepth >= 1)
3798	{
3799	/** @todo what about using the page pool for mapping PTs? */
3800	RTHCPHYS HCPhys = Pde.u & X86_PDE_PG_MASK;
3801	PX86PT pPT = NULL;
3802	if (!(Pde.u & PGM_PDFLAGS_MAPPING))
3803	pPT = (PX86PT)MMPagePhys2Page(pVM, HCPhys);
3804	else
3805	{
3806	for (PPGMMAPPING pMap = pVM->pgm.s.pMappingsR3; pMap; pMap = pMap->pNextR3)
3807	if (u32Address - pMap->GCPtr < pMap->cb)
3808	{
3809	int iPDE = (u32Address - pMap->GCPtr) >> X86_PD_SHIFT;
3810	if (pMap->aPTs[iPDE].HCPhysPT != HCPhys)
3811	pHlp->pfnPrintf(pHlp, "%08x error! Mapping error! PT %d has HCPhysPT=%VHp not %VHp is in the PD.\n",
3812	u32Address, iPDE, pMap->aPTs[iPDE].HCPhysPT, HCPhys);
3813	pPT = pMap->aPTs[iPDE].pPTR3;
3814	}
3815	}
3816	int rc2 = VERR_INVALID_PARAMETER;
3817	if (pPT)
3818	rc2 = pgmR3DumpHierarchyHC32BitPT(pVM, pPT, u32Address, pHlp);
3819	else
3820	pHlp->pfnPrintf(pHlp, "%08x error! Page table at %#x was not found in the page pool!\n", u32Address, HCPhys);
3821	if (rc2 < rc && VBOX_SUCCESS(rc))
3822	rc = rc2;
3823	}
3824	}
3825	}
3826	}
3827
3828	return rc;
3829	}
3830
3831
3832	/**
3833	* Dumps a 32-bit shadow page table.
3834	*
3835	* @returns VBox status code (VINF_SUCCESS).
3836	* @param pVM The VM handle.
3837	* @param pPT Pointer to the page table.
3838	* @param u32Address The virtual address this table starts at.
3839	* @param PhysSearch Address to search for.
3840	*/
3841	int pgmR3DumpHierarchyGC32BitPT(PVM pVM, PX86PT pPT, uint32_t u32Address, RTGCPHYS PhysSearch)
3842	{
3843	for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3844	{
3845	X86PTE Pte = pPT->a[i];
3846	if (Pte.n.u1Present)
3847	{
3848	Log(( /P R S A D G WT CD AT NX 4M a m d /
3849	"%08x 1 \| P %c %c %c %c %c %s %s %s .. 4K %c%c%c %08x\n",
3850	u32Address + (i << X86_PT_SHIFT),
3851	Pte.n.u1Write ? 'W' : 'R',
3852	Pte.n.u1User ? 'U' : 'S',
3853	Pte.n.u1Accessed ? 'A' : '-',
3854	Pte.n.u1Dirty ? 'D' : '-',
3855	Pte.n.u1Global ? 'G' : '-',
3856	Pte.n.u1WriteThru ? "WT" : "--",
3857	Pte.n.u1CacheDisable? "CD" : "--",
3858	Pte.n.u1PAT ? "AT" : "--",
3859	Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3860	Pte.u & RT_BIT(10) ? '1' : '0',
3861	Pte.u & PGM_PTFLAGS_CSAM_VALIDATED ? 'v' : '-',
3862	Pte.u & X86_PDE_PG_MASK));
3863
3864	if ((Pte.u & X86_PDE_PG_MASK) == PhysSearch)
3865	{
3866	uint64_t fPageShw = 0;
3867	RTHCPHYS pPhysHC = 0;
3868
3869	PGMShwGetPage(pVM, (RTGCPTR)(u32Address + (i << X86_PT_SHIFT)), &fPageShw, &pPhysHC);
3870	Log(("Found %VGp at %VGv -> flags=%llx\n", PhysSearch, (RTGCPTR)(u32Address + (i << X86_PT_SHIFT)), fPageShw));
3871	}
3872	}
3873	}
3874	return VINF_SUCCESS;
3875	}
3876
3877
3878	/**
3879	* Dumps a 32-bit guest page directory and page tables.
3880	*
3881	* @returns VBox status code (VINF_SUCCESS).
3882	* @param pVM The VM handle.
3883	* @param cr3 The root of the hierarchy.
3884	* @param cr4 The CR4, PSE is currently used.
3885	* @param PhysSearch Address to search for.
3886	*/
3887	PGMR3DECL(int) PGMR3DumpHierarchyGC(PVM pVM, uint64_t cr3, uint64_t cr4, RTGCPHYS PhysSearch)
3888	{
3889	bool fLongMode = false;
3890	const unsigned cch = fLongMode ? 16 : 8; NOREF(cch);
3891	PX86PD pPD = 0;
3892
3893	int rc = PGM_GCPHYS_2_PTR(pVM, cr3 & X86_CR3_PAGE_MASK, &pPD);
3894	if (VBOX_FAILURE(rc) \|\| !pPD)
3895	{
3896	Log(("Page directory at %#x was not found in the page pool!\n", cr3 & X86_CR3_PAGE_MASK));
3897	return VERR_INVALID_PARAMETER;
3898	}
3899
3900	Log(("cr3=%08x cr4=%08x%s\n"
3901	"%-*s P - Present\n"
3902	"%-*s \| R/W - Read (0) / Write (1)\n"
3903	"%-*s \| \| U/S - User (1) / Supervisor (0)\n"
3904	"%-*s \| \| \| A - Accessed\n"
3905	"%-*s \| \| \| \| D - Dirty\n"
3906	"%-*s \| \| \| \| \| G - Global\n"
3907	"%-*s \| \| \| \| \| \| WT - Write thru\n"
3908	"%-*s \| \| \| \| \| \| \| CD - Cache disable\n"
3909	"%-*s \| \| \| \| \| \| \| \| AT - Attribute table (PAT)\n"
3910	"%-*s \| \| \| \| \| \| \| \| \| NX - No execute (K8)\n"
3911	"%-*s \| \| \| \| \| \| \| \| \| \| 4K/4M/2M - Page size.\n"
3912	"%-*s \| \| \| \| \| \| \| \| \| \| \| AVL - a=allocated; m=mapping; d=track dirty;\n"
3913	"%-*s \| \| \| \| \| \| \| \| \| \| \| \| p=permanent; v=validated;\n"
3914	"%-*s Level \| \| \| \| \| \| \| \| \| \| \| \| Page\n"
3915	/* xxxx n **** P R S A D G WT CD AT NX 4M AVL xxxxxxxxxxxxx
3916	- W U - - - -- -- -- -- -- 010 */
3917	, cr3, cr4, fLongMode ? " Long Mode" : "",
3918	cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "",
3919	cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "Address"));
3920
3921	for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3922	{
3923	X86PDE Pde = pPD->a[i];
3924	if (Pde.n.u1Present)
3925	{
3926	const uint32_t u32Address = i << X86_PD_SHIFT;
3927
3928	if ((cr4 & X86_CR4_PSE) && Pde.b.u1Size)
3929	Log(( /P R S A D G WT CD AT NX 4M a m d /
3930	"%08x 0 \| P %c %c %c %c %c %s %s %s .. 4M %c%c%c %08x\n",
3931	u32Address,
3932	Pde.b.u1Write ? 'W' : 'R',
3933	Pde.b.u1User ? 'U' : 'S',
3934	Pde.b.u1Accessed ? 'A' : '-',
3935	Pde.b.u1Dirty ? 'D' : '-',
3936	Pde.b.u1Global ? 'G' : '-',
3937	Pde.b.u1WriteThru ? "WT" : "--",
3938	Pde.b.u1CacheDisable? "CD" : "--",
3939	Pde.b.u1PAT ? "AT" : "--",
3940	Pde.u & RT_BIT(9) ? '1' : '0',
3941	Pde.u & RT_BIT(10) ? '1' : '0',
3942	Pde.u & RT_BIT(11) ? '1' : '0',
3943	pgmGstGet4MBPhysPage(&pVM->pgm.s, Pde)));
3944	/** @todo PhysSearch */
3945	else
3946	{
3947	Log(( /P R S A D G WT CD AT NX 4M a m d /
3948	"%08x 0 \| P %c %c %c %c %c %s %s .. .. 4K %c%c%c %08x\n",
3949	u32Address,
3950	Pde.n.u1Write ? 'W' : 'R',
3951	Pde.n.u1User ? 'U' : 'S',
3952	Pde.n.u1Accessed ? 'A' : '-',
3953	Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3954	Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3955	Pde.n.u1WriteThru ? "WT" : "--",
3956	Pde.n.u1CacheDisable? "CD" : "--",
3957	Pde.u & RT_BIT(9) ? '1' : '0',
3958	Pde.u & RT_BIT(10) ? '1' : '0',
3959	Pde.u & RT_BIT(11) ? '1' : '0',
3960	Pde.u & X86_PDE_PG_MASK));
3961	////if (cMaxDepth >= 1)
3962	{
3963	/** @todo what about using the page pool for mapping PTs? */
3964	RTGCPHYS GCPhys = Pde.u & X86_PDE_PG_MASK;
3965	PX86PT pPT = NULL;
3966
3967	rc = PGM_GCPHYS_2_PTR(pVM, GCPhys, &pPT);
3968
3969	int rc2 = VERR_INVALID_PARAMETER;
3970	if (pPT)
3971	rc2 = pgmR3DumpHierarchyGC32BitPT(pVM, pPT, u32Address, PhysSearch);
3972	else
3973	Log(("%08x error! Page table at %#x was not found in the page pool!\n", u32Address, GCPhys));
3974	if (rc2 < rc && VBOX_SUCCESS(rc))
3975	rc = rc2;
3976	}
3977	}
3978	}
3979	}
3980
3981	return rc;
3982	}
3983
3984
3985	/**
3986	* Dumps a page table hierarchy use only physical addresses and cr4/lm flags.
3987	*
3988	* @returns VBox status code (VINF_SUCCESS).
3989	* @param pVM The VM handle.
3990	* @param cr3 The root of the hierarchy.
3991	* @param cr4 The cr4, only PAE and PSE is currently used.
3992	* @param fLongMode Set if long mode, false if not long mode.
3993	* @param cMaxDepth Number of levels to dump.
3994	* @param pHlp Pointer to the output functions.
3995	*/
3996	PGMR3DECL(int) PGMR3DumpHierarchyHC(PVM pVM, uint64_t cr3, uint64_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3997	{
3998	if (!pHlp)
3999	pHlp = DBGFR3InfoLogHlp();
4000	if (!cMaxDepth)
4001	return VINF_SUCCESS;
4002	const unsigned cch = fLongMode ? 16 : 8;
4003	pHlp->pfnPrintf(pHlp,
4004	"cr3=%08x cr4=%08x%s\n"
4005	"%-*s P - Present\n"
4006	"%-*s \| R/W - Read (0) / Write (1)\n"
4007	"%-*s \| \| U/S - User (1) / Supervisor (0)\n"
4008	"%-*s \| \| \| A - Accessed\n"
4009	"%-*s \| \| \| \| D - Dirty\n"
4010	"%-*s \| \| \| \| \| G - Global\n"
4011	"%-*s \| \| \| \| \| \| WT - Write thru\n"
4012	"%-*s \| \| \| \| \| \| \| CD - Cache disable\n"
4013	"%-*s \| \| \| \| \| \| \| \| AT - Attribute table (PAT)\n"
4014	"%-*s \| \| \| \| \| \| \| \| \| NX - No execute (K8)\n"
4015	"%-*s \| \| \| \| \| \| \| \| \| \| 4K/4M/2M - Page size.\n"
4016	"%-*s \| \| \| \| \| \| \| \| \| \| \| AVL - a=allocated; m=mapping; d=track dirty;\n"
4017	"%-*s \| \| \| \| \| \| \| \| \| \| \| \| p=permanent; v=validated;\n"
4018	"%-*s Level \| \| \| \| \| \| \| \| \| \| \| \| Page\n"
4019	/* xxxx n **** P R S A D G WT CD AT NX 4M AVL xxxxxxxxxxxxx
4020	- W U - - - -- -- -- -- -- 010 */
4021	, cr3, cr4, fLongMode ? " Long Mode" : "",
4022	cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "",
4023	cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "Address");
4024	if (cr4 & X86_CR4_PAE)
4025	{
4026	if (fLongMode)
4027	return pgmR3DumpHierarchyHcPaePML4(pVM, cr3 & X86_CR3_PAGE_MASK, cr4, cMaxDepth, pHlp);
4028	return pgmR3DumpHierarchyHCPaePDPT(pVM, cr3 & X86_CR3_PAE_PAGE_MASK, 0, cr4, false, cMaxDepth, pHlp);
4029	}
4030	return pgmR3DumpHierarchyHC32BitPD(pVM, cr3 & X86_CR3_PAGE_MASK, cr4, cMaxDepth, pHlp);
4031	}
4032
4033
4034
4035	#ifdef VBOX_WITH_DEBUGGER
4036	/**
4037	* The '.pgmram' command.
4038	*
4039	* @returns VBox status.
4040	* @param pCmd Pointer to the command descriptor (as registered).
4041	* @param pCmdHlp Pointer to command helper functions.
4042	* @param pVM Pointer to the current VM (if any).
4043	* @param paArgs Pointer to (readonly) array of arguments.
4044	* @param cArgs Number of arguments in the array.
4045	*/
4046	static DECLCALLBACK(int) pgmR3CmdRam(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4047	{
4048	/*
4049	* Validate input.
4050	*/
4051	if (!pVM)
4052	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4053	if (!pVM->pgm.s.pRamRangesGC)
4054	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Sorry, no Ram is registered.\n");
4055
4056	/*
4057	* Dump the ranges.
4058	*/
4059	int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "From - To (incl) pvHC\n");
4060	PPGMRAMRANGE pRam;
4061	for (pRam = pVM->pgm.s.pRamRangesR3; pRam; pRam = pRam->pNextR3)
4062	{
4063	rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL,
4064	"%VGp - %VGp %p\n",
4065	pRam->GCPhys, pRam->GCPhysLast, pRam->pvHC);
4066	if (VBOX_FAILURE(rc))
4067	return rc;
4068	}
4069
4070	return VINF_SUCCESS;
4071	}
4072
4073
4074	/**
4075	* The '.pgmmap' command.
4076	*
4077	* @returns VBox status.
4078	* @param pCmd Pointer to the command descriptor (as registered).
4079	* @param pCmdHlp Pointer to command helper functions.
4080	* @param pVM Pointer to the current VM (if any).
4081	* @param paArgs Pointer to (readonly) array of arguments.
4082	* @param cArgs Number of arguments in the array.
4083	*/
4084	static DECLCALLBACK(int) pgmR3CmdMap(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4085	{
4086	/*
4087	* Validate input.
4088	*/
4089	if (!pVM)
4090	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4091	if (!pVM->pgm.s.pMappingsR3)
4092	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Sorry, no mappings are registered.\n");
4093
4094	/*
4095	* Print message about the fixedness of the mappings.
4096	*/
4097	int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, pVM->pgm.s.fMappingsFixed ? "The mappings are FIXED.\n" : "The mappings are FLOATING.\n");
4098	if (VBOX_FAILURE(rc))
4099	return rc;
4100
4101	/*
4102	* Dump the ranges.
4103	*/
4104	PPGMMAPPING pCur;
4105	for (pCur = pVM->pgm.s.pMappingsR3; pCur; pCur = pCur->pNextR3)
4106	{
4107	rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL,
4108	"%08x - %08x %s\n",
4109	pCur->GCPtr, pCur->GCPtrLast, pCur->pszDesc);
4110	if (VBOX_FAILURE(rc))
4111	return rc;
4112	}
4113
4114	return VINF_SUCCESS;
4115	}
4116
4117
4118	/**
4119	* The '.pgmsync' command.
4120	*
4121	* @returns VBox status.
4122	* @param pCmd Pointer to the command descriptor (as registered).
4123	* @param pCmdHlp Pointer to command helper functions.
4124	* @param pVM Pointer to the current VM (if any).
4125	* @param paArgs Pointer to (readonly) array of arguments.
4126	* @param cArgs Number of arguments in the array.
4127	*/
4128	static DECLCALLBACK(int) pgmR3CmdSync(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4129	{
4130	/*
4131	* Validate input.
4132	*/
4133	if (!pVM)
4134	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4135
4136	/*
4137	* Force page directory sync.
4138	*/
4139	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3);
4140
4141	int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Forcing page directory sync.\n");
4142	if (VBOX_FAILURE(rc))
4143	return rc;
4144
4145	return VINF_SUCCESS;
4146	}
4147
4148
4149	#ifdef VBOX_STRICT
4150	/**
4151	* The '.pgmassertcr3' command.
4152	*
4153	* @returns VBox status.
4154	* @param pCmd Pointer to the command descriptor (as registered).
4155	* @param pCmdHlp Pointer to command helper functions.
4156	* @param pVM Pointer to the current VM (if any).
4157	* @param paArgs Pointer to (readonly) array of arguments.
4158	* @param cArgs Number of arguments in the array.
4159	*/
4160	static DECLCALLBACK(int) pgmR3CmdAssertCR3(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4161	{
4162	/*
4163	* Validate input.
4164	*/
4165	if (!pVM)
4166	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4167
4168	int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Checking shadow CR3 page tables for consistency.\n");
4169	if (VBOX_FAILURE(rc))
4170	return rc;
4171
4172	PGMAssertCR3(pVM, CPUMGetGuestCR3(pVM), CPUMGetGuestCR4(pVM));
4173
4174	return VINF_SUCCESS;
4175	}
4176	#endif
4177
4178	/**
4179	* The '.pgmsyncalways' command.
4180	*
4181	* @returns VBox status.
4182	* @param pCmd Pointer to the command descriptor (as registered).
4183	* @param pCmdHlp Pointer to command helper functions.
4184	* @param pVM Pointer to the current VM (if any).
4185	* @param paArgs Pointer to (readonly) array of arguments.
4186	* @param cArgs Number of arguments in the array.
4187	*/
4188	static DECLCALLBACK(int) pgmR3CmdSyncAlways(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4189	{
4190	/*
4191	* Validate input.
4192	*/
4193	if (!pVM)
4194	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4195
4196	/*
4197	* Force page directory sync.
4198	*/
4199	if (pVM->pgm.s.fSyncFlags & PGM_SYNC_ALWAYS)
4200	{
4201	ASMAtomicAndU32(&pVM->pgm.s.fSyncFlags, ~PGM_SYNC_ALWAYS);
4202	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Disabled permanent forced page directory syncing.\n");
4203	}
4204	else
4205	{
4206	ASMAtomicOrU32(&pVM->pgm.s.fSyncFlags, PGM_SYNC_ALWAYS);
4207	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3);
4208	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Enabled permanent forced page directory syncing.\n");
4209	}
4210	}
4211
4212	#endif
4213
4214	/**
4215	* pvUser argument of the pgmR3CheckIntegrity*Node callbacks.
4216	*/
4217	typedef struct PGMCHECKINTARGS
4218	{
4219	bool fLeftToRight; /*< true: left-to-right; false: right-to-left. /
4220	PPGMPHYSHANDLER pPrevPhys;
4221	PPGMVIRTHANDLER pPrevVirt;
4222	PPGMPHYS2VIRTHANDLER pPrevPhys2Virt;
4223	PVM pVM;
4224	} PGMCHECKINTARGS, *PPGMCHECKINTARGS;
4225
4226	/**
4227	* Validate a node in the physical handler tree.
4228	*
4229	* @returns 0 on if ok, other wise 1.
4230	* @param pNode The handler node.
4231	* @param pvUser pVM.
4232	*/
4233	static DECLCALLBACK(int) pgmR3CheckIntegrityPhysHandlerNode(PAVLROGCPHYSNODECORE pNode, void *pvUser)
4234	{
4235	PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4236	PPGMPHYSHANDLER pCur = (PPGMPHYSHANDLER)pNode;
4237	AssertReleaseReturn(!((uintptr_t)pCur & 7), 1);
4238	AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %VGp-%VGp %s\n", pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4239	AssertReleaseMsg( !pArgs->pPrevPhys
4240	\|\| (pArgs->fLeftToRight ? pArgs->pPrevPhys->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys->Core.KeyLast > pCur->Core.Key),
4241	("pPrevPhys=%p %VGp-%VGp %s\n"
4242	" pCur=%p %VGp-%VGp %s\n",
4243	pArgs->pPrevPhys, pArgs->pPrevPhys->Core.Key, pArgs->pPrevPhys->Core.KeyLast, pArgs->pPrevPhys->pszDesc,
4244	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4245	pArgs->pPrevPhys = pCur;
4246	return 0;
4247	}
4248
4249
4250	/**
4251	* Validate a node in the virtual handler tree.
4252	*
4253	* @returns 0 on if ok, other wise 1.
4254	* @param pNode The handler node.
4255	* @param pvUser pVM.
4256	*/
4257	static DECLCALLBACK(int) pgmR3CheckIntegrityVirtHandlerNode(PAVLROGCPTRNODECORE pNode, void *pvUser)
4258	{
4259	PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4260	PPGMVIRTHANDLER pCur = (PPGMVIRTHANDLER)pNode;
4261	AssertReleaseReturn(!((uintptr_t)pCur & 7), 1);
4262	AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %VGv-%VGv %s\n", pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4263	AssertReleaseMsg( !pArgs->pPrevVirt
4264	\|\| (pArgs->fLeftToRight ? pArgs->pPrevVirt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevVirt->Core.KeyLast > pCur->Core.Key),
4265	("pPrevVirt=%p %VGv-%VGv %s\n"
4266	" pCur=%p %VGv-%VGv %s\n",
4267	pArgs->pPrevVirt, pArgs->pPrevVirt->Core.Key, pArgs->pPrevVirt->Core.KeyLast, pArgs->pPrevVirt->pszDesc,
4268	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4269	for (unsigned iPage = 0; iPage < pCur->cPages; iPage++)
4270	{
4271	AssertReleaseMsg(pCur->aPhysToVirt[iPage].offVirtHandler == -RT_OFFSETOF(PGMVIRTHANDLER, aPhysToVirt[iPage]),
4272	("pCur=%p %VGv-%VGv %s\n"
4273	"iPage=%d offVirtHandle=%#x expected %#x\n",
4274	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc,
4275	iPage, pCur->aPhysToVirt[iPage].offVirtHandler, -RT_OFFSETOF(PGMVIRTHANDLER, aPhysToVirt[iPage])));
4276	}
4277	pArgs->pPrevVirt = pCur;
4278	return 0;
4279	}
4280
4281
4282	/**
4283	* Validate a node in the virtual handler tree.
4284	*
4285	* @returns 0 on if ok, other wise 1.
4286	* @param pNode The handler node.
4287	* @param pvUser pVM.
4288	*/
4289	static DECLCALLBACK(int) pgmR3CheckIntegrityPhysToVirtHandlerNode(PAVLROGCPHYSNODECORE pNode, void *pvUser)
4290	{
4291	PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4292	PPGMPHYS2VIRTHANDLER pCur = (PPGMPHYS2VIRTHANDLER)pNode;
4293	AssertReleaseMsgReturn(!((uintptr_t)pCur & 3), ("\n"), 1);
4294	AssertReleaseMsgReturn(!(pCur->offVirtHandler & 3), ("\n"), 1);
4295	AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %VGp-%VGp\n", pCur, pCur->Core.Key, pCur->Core.KeyLast));
4296	AssertReleaseMsg( !pArgs->pPrevPhys2Virt
4297	\|\| (pArgs->fLeftToRight ? pArgs->pPrevPhys2Virt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys2Virt->Core.KeyLast > pCur->Core.Key),
4298	("pPrevPhys2Virt=%p %VGp-%VGp\n"
4299	" pCur=%p %VGp-%VGp\n",
4300	pArgs->pPrevPhys2Virt, pArgs->pPrevPhys2Virt->Core.Key, pArgs->pPrevPhys2Virt->Core.KeyLast,
4301	pCur, pCur->Core.Key, pCur->Core.KeyLast));
4302	AssertReleaseMsg( !pArgs->pPrevPhys2Virt
4303	\|\| (pArgs->fLeftToRight ? pArgs->pPrevPhys2Virt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys2Virt->Core.KeyLast > pCur->Core.Key),
4304	("pPrevPhys2Virt=%p %VGp-%VGp\n"
4305	" pCur=%p %VGp-%VGp\n",
4306	pArgs->pPrevPhys2Virt, pArgs->pPrevPhys2Virt->Core.Key, pArgs->pPrevPhys2Virt->Core.KeyLast,
4307	pCur, pCur->Core.Key, pCur->Core.KeyLast));
4308	AssertReleaseMsg((pCur->offNextAlias & (PGMPHYS2VIRTHANDLER_IN_TREE \| PGMPHYS2VIRTHANDLER_IS_HEAD)) == (PGMPHYS2VIRTHANDLER_IN_TREE \| PGMPHYS2VIRTHANDLER_IS_HEAD),
4309	("pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4310	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias));
4311	if (pCur->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK)
4312	{
4313	PPGMPHYS2VIRTHANDLER pCur2 = pCur;
4314	for (;;)
4315	{
4316	pCur2 = (PPGMPHYS2VIRTHANDLER)((intptr_t)pCur + (pCur->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4317	AssertReleaseMsg(pCur2 != pCur,
4318	(" pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4319	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias));
4320	AssertReleaseMsg((pCur2->offNextAlias & (PGMPHYS2VIRTHANDLER_IN_TREE \| PGMPHYS2VIRTHANDLER_IS_HEAD)) == PGMPHYS2VIRTHANDLER_IN_TREE,
4321	(" pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4322	"pCur2=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4323	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4324	pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4325	AssertReleaseMsg((pCur2->Core.Key ^ pCur->Core.Key) < PAGE_SIZE,
4326	(" pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4327	"pCur2=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4328	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4329	pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4330	AssertReleaseMsg((pCur2->Core.KeyLast ^ pCur->Core.KeyLast) < PAGE_SIZE,
4331	(" pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4332	"pCur2=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4333	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4334	pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4335	if (!(pCur2->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK))
4336	break;
4337	}
4338	}
4339
4340	pArgs->pPrevPhys2Virt = pCur;
4341	return 0;
4342	}
4343
4344
4345	/**
4346	* Perform an integrity check on the PGM component.
4347	*
4348	* @returns VINF_SUCCESS if everything is fine.
4349	* @returns VBox error status after asserting on integrity breach.
4350	* @param pVM The VM handle.
4351	*/
4352	PDMR3DECL(int) PGMR3CheckIntegrity(PVM pVM)
4353	{
4354	AssertReleaseReturn(pVM->pgm.s.offVM, VERR_INTERNAL_ERROR);
4355
4356	/*
4357	* Check the trees.
4358	*/
4359	int cErrors = 0;
4360	const static PGMCHECKINTARGS s_LeftToRight = { true, NULL, NULL, NULL, pVM };
4361	const static PGMCHECKINTARGS s_RightToLeft = { false, NULL, NULL, NULL, pVM };
4362	PGMCHECKINTARGS Args = s_LeftToRight;
4363	cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesHC->PhysHandlers, true, pgmR3CheckIntegrityPhysHandlerNode, &Args);
4364	Args = s_RightToLeft;
4365	cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesHC->PhysHandlers, false, pgmR3CheckIntegrityPhysHandlerNode, &Args);
4366	Args = s_LeftToRight;
4367	cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesHC->VirtHandlers, true, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4368	Args = s_RightToLeft;
4369	cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesHC->VirtHandlers, false, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4370	Args = s_LeftToRight;
4371	cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesHC->HyperVirtHandlers, true, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4372	Args = s_RightToLeft;
4373	cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesHC->HyperVirtHandlers, false, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4374	Args = s_LeftToRight;
4375	cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesHC->PhysToVirtHandlers, true, pgmR3CheckIntegrityPhysToVirtHandlerNode, &Args);
4376	Args = s_RightToLeft;
4377	cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesHC->PhysToVirtHandlers, false, pgmR3CheckIntegrityPhysToVirtHandlerNode, &Args);
4378
4379	return !cErrors ? VINF_SUCCESS : VERR_INTERNAL_ERROR;
4380	}
4381
4382
4383	/**
4384	* Inform PGM if we want all mappings to be put into the shadow page table. (necessary for e.g. VMX)
4385	*
4386	* @returns VBox status code.
4387	* @param pVM VM handle.
4388	* @param fEnable Enable or disable shadow mappings
4389	*/
4390	PGMR3DECL(int) PGMR3ChangeShwPDMappings(PVM pVM, bool fEnable)
4391	{
4392	pVM->pgm.s.fDisableMappings = !fEnable;
4393
4394	uint32_t cb;
4395	int rc = PGMR3MappingsSize(pVM, &cb);
4396	AssertRCReturn(rc, rc);
4397
4398	/* Pretend the mappings are now fixed; to force a refresh of the reserved PDEs. */
4399	rc = PGMR3MappingsFix(pVM, MM_HYPER_AREA_ADDRESS, cb);
4400	AssertRCReturn(rc, rc);
4401
4402	return VINF_SUCCESS;
4403	}

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/PGM.cpp@ 12986

Download in other formats: