VirtualBox

source: vbox/trunk/src/VBox/VMM/PATM/CSAMInternal.h@ 20365

Last change on this file since 20365 was 20365, checked in by vboxsync, 15 years ago

VMM: BEGIN_DECLS -> RT_BEGIN_DECLS; END_DECLS -> RT_END_DECLS.

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 8.4 KB
Line 
1/* $Id: CSAMInternal.h 20365 2009-06-08 00:19:18Z vboxsync $ */
2/** @file
3 * CSAM - Internal header file.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22#ifndef ___CSAMInternal_h
23#define ___CSAMInternal_h
24
25#include <VBox/cdefs.h>
26#include <VBox/types.h>
27#include <VBox/csam.h>
28#include <VBox/dis.h>
29#include <VBox/log.h>
30
31
32
33/** @name Page flags.
34 * These are placed in the three bits available for system programs in
35 * the page entries.
36 * @{ */
37#ifndef PGM_PTFLAGS_CSAM_VALIDATED
38/** Scanned and approved by CSAM (tm). */
39/** NOTE: Must be identical to the one defined in PGMInternal.h!! */
40#define PGM_PTFLAGS_CSAM_VALIDATED RT_BIT_64(11)
41#endif
42
43/** @} */
44
45#define CSAM_SSM_VERSION 14
46
47#define CSAM_PGDIRBMP_CHUNKS 1024
48
49#define CSAM_PAGE_BITMAP_SIZE (PAGE_SIZE/(sizeof(uint8_t)*8))
50
51/* Maximum nr of dirty page that are cached. */
52#define CSAM_MAX_DIRTY_PAGES 32
53
54/* Maximum number of cached addresses of dangerous instructions that have been scanned before. */
55#define CSAM_MAX_DANGR_INSTR 16 /* power of two! */
56#define CSAM_MAX_DANGR_INSTR_MASK (CSAM_MAX_DANGR_INSTR-1)
57
58/* Maximum number of possible dangerous code pages that we'll flush after a world switch */
59#define CSAM_MAX_CODE_PAGES_FLUSH 32
60
61#define CSAM_MAX_CALLEXIT_RET 16
62
63/* copy from PATMInternal.h */
64#define SIZEOF_NEARJUMP32 5 //opcode byte + 4 byte relative offset
65
66typedef struct
67{
68 RTRCPTR pInstrAfterRetGC[CSAM_MAX_CALLEXIT_RET];
69 uint32_t cInstrAfterRet;
70} CSAMCALLEXITREC, *PCSAMCALLEXITREC;
71
72typedef struct
73{
74 R3PTRTYPE(uint8_t *) pPageLocStartHC;
75 R3PTRTYPE(uint8_t *) pPageLocEndHC;
76 RCPTRTYPE(uint8_t *) pGuestLoc;
77 uint32_t depth; //call/jump depth
78
79 PCSAMCALLEXITREC pCallExitRec;
80} CSAMP2GLOOKUPREC, *PCSAMP2GLOOKUPREC;
81
82typedef struct
83{
84 RTRCPTR pPageGC;
85 RTGCPHYS GCPhys;
86 uint64_t fFlags;
87 uint32_t uSize;
88
89 uint8_t *pBitmap;
90
91 bool fCode32;
92 bool fMonitorActive;
93 bool fMonitorInvalidation;
94
95 CSAMTAG enmTag;
96
97 uint64_t u64Hash;
98} CSAMPAGE, *PCSAMPAGE;
99
100typedef struct
101{
102 // GC Patch pointer
103 RTRCPTR pInstrGC;
104
105 // Disassembly state for original instruction
106 DISCPUSTATE cpu;
107
108 uint32_t uState;
109
110 PCSAMPAGE pPage;
111} CSAMPATCH, *PCSAMPATCH;
112
113/**
114 * Lookup record for CSAM pages
115 */
116typedef struct CSAMPAGEREC
117{
118 /** The key is a GC virtual address. */
119 AVLPVNODECORE Core;
120 CSAMPAGE page;
121
122} CSAMPAGEREC, *PCSAMPAGEREC;
123
124/**
125 * Lookup record for patches
126 */
127typedef struct CSAMPATCHREC
128{
129 /** The key is a GC virtual address. */
130 AVLPVNODECORE Core;
131 CSAMPATCH patch;
132
133} CSAMPATCHREC, *PCSAMPATCHREC;
134
135
136/**
137 * CSAM VM Instance data.
138 * Changes to this must checked against the padding of the CSAM union in VM!
139 * @note change SSM version when changing it!!
140 */
141typedef struct CSAM
142{
143 /** Offset to the VM structure.
144 * See CSAM2VM(). */
145 RTINT offVM;
146#if HC_ARCH_BITS == 64
147 RTINT Alignment0; /**< Align pPageTree correctly. */
148#endif
149
150 R3PTRTYPE(PAVLPVNODECORE) pPageTree;
151
152 /* Array to store previously scanned dangerous instructions, so we don't need to
153 * switch back to ring 3 each time we encounter them in GC.
154 */
155 RTRCPTR aDangerousInstr[CSAM_MAX_DANGR_INSTR];
156 uint32_t cDangerousInstr;
157 uint32_t iDangerousInstr;
158
159 RCPTRTYPE(RTRCPTR *) pPDBitmapGC;
160 RCPTRTYPE(RTHCPTR *) pPDHCBitmapGC;
161 R3PTRTYPE(uint8_t **) pPDBitmapHC;
162 R3PTRTYPE(RTRCPTR *) pPDGCBitmapHC;
163
164 /* Temporary storage during load/save state */
165 struct
166 {
167 R3PTRTYPE(PSSMHANDLE) pSSM;
168 uint32_t cPageRecords;
169 uint32_t cPatchPageRecords;
170 } savedstate;
171
172 /* To keep track of dirty pages */
173 uint32_t cDirtyPages;
174 RTRCPTR pvDirtyBasePage[CSAM_MAX_DIRTY_PAGES];
175 RTRCPTR pvDirtyFaultPage[CSAM_MAX_DIRTY_PAGES];
176
177 /* To keep track of possible code pages */
178 uint32_t cPossibleCodePages;
179 RTRCPTR pvPossibleCodePage[CSAM_MAX_CODE_PAGES_FLUSH];
180
181 /* call addresses reported by the recompiler */
182 RTRCPTR pvCallInstruction[16];
183 RTUINT iCallInstruction;
184
185 /* Set when scanning has started. */
186 bool fScanningStarted;
187
188 /* Set when the IDT gates have been checked for the first time. */
189 bool fGatesChecked;
190 bool Alignment1[HC_ARCH_BITS == 32 ? 4 : 2]; /**< Align the stats on an 8-byte boundrary. */
191
192 STAMCOUNTER StatNrTraps;
193 STAMCOUNTER StatNrPages;
194 STAMCOUNTER StatNrPagesInv;
195 STAMCOUNTER StatNrRemovedPages;
196 STAMCOUNTER StatNrPatchPages;
197 STAMCOUNTER StatNrPageNPHC;
198 STAMCOUNTER StatNrPageNPGC;
199 STAMCOUNTER StatNrFlushes;
200 STAMCOUNTER StatNrFlushesSkipped;
201 STAMCOUNTER StatNrKnownPagesHC;
202 STAMCOUNTER StatNrKnownPagesGC;
203 STAMCOUNTER StatNrInstr;
204 STAMCOUNTER StatNrBytesRead;
205 STAMCOUNTER StatNrOpcodeRead;
206 STAMPROFILE StatTime;
207 STAMPROFILE StatTimeCheckAddr;
208 STAMPROFILE StatTimeAddrConv;
209 STAMPROFILE StatTimeFlushPage;
210 STAMPROFILE StatTimeDisasm;
211 STAMPROFILE StatFlushDirtyPages;
212 STAMPROFILE StatCheckGates;
213 STAMCOUNTER StatCodePageModified;
214 STAMCOUNTER StatDangerousWrite;
215
216 STAMCOUNTER StatInstrCacheHit;
217 STAMCOUNTER StatInstrCacheMiss;
218
219 STAMCOUNTER StatPagePATM;
220 STAMCOUNTER StatPageCSAM;
221 STAMCOUNTER StatPageREM;
222 STAMCOUNTER StatNrUserPages;
223 STAMCOUNTER StatPageMonitor;
224 STAMCOUNTER StatPageRemoveREMFlush;
225
226 STAMCOUNTER StatBitmapAlloc;
227
228 STAMCOUNTER StatScanNextFunction;
229 STAMCOUNTER StatScanNextFunctionFailed;
230} CSAM, *PCSAM;
231
232/**
233 * Call for analyzing the instructions following the privileged instr. for compliance with our heuristics
234 *
235 * @returns VBox status code.
236 * @param pVM The VM to operate on.
237 * @param pCpu CPU disassembly state
238 * @param pInstrHC Guest context pointer to privileged instruction
239 * @param pCurInstrGC Guest context pointer to current instruction
240 * @param pUserData User pointer
241 *
242 */
243typedef int (VBOXCALL *PFN_CSAMR3ANALYSE)(PVM pVM, DISCPUSTATE *pCpu, RCPTRTYPE(uint8_t *) pInstrGC, RCPTRTYPE(uint8_t *) pCurInstrGC, PCSAMP2GLOOKUPREC pCacheRec, void *pUserData);
244
245/**
246 * Calculate the branch destination
247 *
248 * @returns branch destination or 0 if failed
249 * @param pCpu Disassembly state of instruction.
250 * @param pBranchInstrGC GC pointer of branch instruction
251 */
252inline RTRCPTR CSAMResolveBranch(PDISCPUSTATE pCpu, RTRCPTR pBranchInstrGC)
253{
254 uint32_t disp;
255 if (pCpu->param1.flags & USE_IMMEDIATE8_REL)
256 {
257 disp = (int32_t)(char)pCpu->param1.parval;
258 }
259 else
260 if (pCpu->param1.flags & USE_IMMEDIATE16_REL)
261 {
262 disp = (int32_t)(uint16_t)pCpu->param1.parval;
263 }
264 else
265 if (pCpu->param1.flags & USE_IMMEDIATE32_REL)
266 {
267 disp = (int32_t)pCpu->param1.parval;
268 }
269 else
270 {
271 Log(("We don't support far jumps here!! (%08X)\n", pCpu->param1.flags));
272 return 0;
273 }
274#ifdef IN_RC
275 return (RTRCPTR)((uint8_t *)pBranchInstrGC + pCpu->opsize + disp);
276#else
277 return pBranchInstrGC + pCpu->opsize + disp;
278#endif
279}
280
281RT_BEGIN_DECLS
282VMMRCDECL(int) CSAMGCCodePageWriteHandler(PVM pVM, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, RTGCPTR pvRange, uintptr_t offRange);
283RT_END_DECLS
284
285#endif
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette