VirtualBox

source: vbox/trunk/src/VBox/VMM/IOM.cpp@ 19454

Last change on this file since 19454 was 18860, checked in by vboxsync, 16 years ago

IOM: Make the MMIO description string unique.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 79.6 KB
Line 
1/* $Id: IOM.cpp 18860 2009-04-10 09:06:05Z vboxsync $ */
2/** @file
3 * IOM - Input / Output Monitor.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22
23/** @page pg_iom IOM - The Input / Output Monitor
24 *
25 * The input/output monitor will handle I/O exceptions routing them to the
26 * appropriate device. It implements an API to register and deregister virtual
27 * I/0 port handlers and memory mapped I/O handlers. A handler is PDM devices
28 * and a set of callback functions.
29 *
30 * @see grp_iom
31 *
32 *
33 * @section sec_iom_rawmode Raw-Mode
34 *
35 * In raw-mode I/O port access is trapped (\#GP(0)) by ensuring that the actual
36 * IOPL is 0 regardless of what the guest IOPL is. The \#GP handler use the
37 * dissassembler (DIS) to figure which instruction caused it (there are a number
38 * of instructions in addition to the I/O ones) and if it's an I/O port access
39 * it will hand it to IOMGCIOPortHandler (via EMInterpretPortIO).
40 * IOMGCIOPortHandler will lookup the port in the AVL tree of registered
41 * handlers. If found, the handler will be called otherwise default action is
42 * taken. (Default action is to write into the void and read all set bits.)
43 *
44 * Memory Mapped I/O (MMIO) is implemented as a sligtly special case of PGM
45 * access handlers. An MMIO range is registered with IOM which then registers it
46 * with the PGM access handler sub-system. The access handler catches all
47 * access and will be called in the context of a \#PF handler. In RC and R0 this
48 * handler is IOMMMIOHandler while in ring-3 it's IOMR3MMIOHandler (althought in
49 * ring-3 there can be alternative ways). IOMMMIOHandler will attempt to emulate
50 * the instruction that is doing the access and pass the corresponding reads /
51 * writes to the device.
52 *
53 * Emulating I/O port access is less complex and should be sligtly faster than
54 * emulating MMIO, so in most cases we should encourage the OS to use port I/O.
55 * Devices which are freqently accessed should register GC handlers to speed up
56 * execution.
57 *
58 *
59 * @section sec_iom_hwaccm Hardware Assisted Virtualization Mode
60 *
61 * When running in hardware assisted virtualization mode we'll be doing much the
62 * same things as in raw-mode. The main difference is that we're running in the
63 * host ring-0 context and that we don't get faults (\#GP(0) and \#PG) but
64 * exits.
65 *
66 *
67 * @section sec_iom_rem Recompiled Execution Mode
68 *
69 * When running in the recompiler things are different. I/O port access is
70 * handled by calling IOMIOPortRead and IOMIOPortWrite directly. While MMIO can
71 * be handled in one of two ways. The normal way is that we have a registered a
72 * special RAM range with the recompiler and in the three callbacks (for byte,
73 * word and dword access) we call IOMMMIORead and IOMMMIOWrite directly. The
74 * alternative ways that the physical memory access which goes via PGM will take
75 * care of it by calling IOMR3MMIOHandler via the PGM access handler machinery
76 * - this shouldn't happen but it is an alternative...
77 *
78 *
79 * @section sec_iom_other Other Accesses
80 *
81 * I/O ports aren't really exposed in any other way, unless you count the
82 * instruction interpreter in EM, but that's just what we're doing in the
83 * raw-mode \#GP(0) case really. Now it's possible to call IOMIOPortRead and
84 * IOMIOPortWrite directly to talk to a device, but this is really bad behavior
85 * and should only be done as temporary hacks (the PC BIOS device used to
86 * setup the CMOS this way back in the dark ages).
87 *
88 * MMIO has similar direct routes as the I/O ports and these shouldn't be used
89 * for the same reasons and with the same restrictions. OTOH since MMIO is
90 * mapped into the physical memory address space, it can be accessed in a number
91 * of ways thru PGM.
92 *
93 */
94
95
96/*******************************************************************************
97* Header Files *
98*******************************************************************************/
99#define LOG_GROUP LOG_GROUP_IOM
100#include <VBox/iom.h>
101#include <VBox/cpum.h>
102#include <VBox/pgm.h>
103#include <VBox/sup.h>
104#include <VBox/mm.h>
105#include <VBox/stam.h>
106#include <VBox/dbgf.h>
107#include <VBox/pdm.h>
108#include "IOMInternal.h"
109#include <VBox/vm.h>
110
111#include <VBox/param.h>
112#include <iprt/assert.h>
113#include <iprt/alloc.h>
114#include <iprt/string.h>
115#include <VBox/log.h>
116#include <VBox/err.h>
117
118
119/*******************************************************************************
120* Internal Functions *
121*******************************************************************************/
122static void iomR3FlushCache(PVM pVM);
123static DECLCALLBACK(int) iomR3RelocateIOPortCallback(PAVLROIOPORTNODECORE pNode, void *pvUser);
124static DECLCALLBACK(int) iomR3RelocateMMIOCallback(PAVLROGCPHYSNODECORE pNode, void *pvUser);
125static DECLCALLBACK(void) iomR3IOPortInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
126static DECLCALLBACK(void) iomR3MMIOInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
127static DECLCALLBACK(int) iomR3IOPortDummyIn(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
128static DECLCALLBACK(int) iomR3IOPortDummyOut(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
129static DECLCALLBACK(int) iomR3IOPortDummyInStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, RTGCPTR *pGCPtrDst, PRTGCUINTREG pcTransfer, unsigned cb);
130static DECLCALLBACK(int) iomR3IOPortDummyOutStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, RTGCPTR *pGCPtrSrc, PRTGCUINTREG pcTransfer, unsigned cb);
131
132#ifdef VBOX_WITH_STATISTICS
133static const char *iomR3IOPortGetStandardName(RTIOPORT Port);
134#endif
135
136
137/**
138 * Initializes the IOM.
139 *
140 * @returns VBox status code.
141 * @param pVM The VM to operate on.
142 */
143VMMR3DECL(int) IOMR3Init(PVM pVM)
144{
145 LogFlow(("IOMR3Init:\n"));
146
147 /*
148 * Assert alignment and sizes.
149 */
150 AssertRelease(!(RT_OFFSETOF(VM, iom.s) & 31));
151 AssertRelease(sizeof(pVM->iom.s) <= sizeof(pVM->iom.padding));
152
153 /*
154 * Setup any fixed pointers and offsets.
155 */
156 pVM->iom.s.offVM = RT_OFFSETOF(VM, iom);
157
158 /*
159 * Allocate the trees structure.
160 */
161 int rc = MMHyperAlloc(pVM, sizeof(*pVM->iom.s.pTreesR3), 0, MM_TAG_IOM, (void **)&pVM->iom.s.pTreesR3);
162 if (RT_SUCCESS(rc))
163 {
164 pVM->iom.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->iom.s.pTreesR3);
165 pVM->iom.s.pTreesR0 = MMHyperR3ToR0(pVM, pVM->iom.s.pTreesR3);
166 pVM->iom.s.pfnMMIOHandlerRC = NIL_RTGCPTR;
167 pVM->iom.s.pfnMMIOHandlerR0 = NIL_RTR0PTR;
168
169 /*
170 * Info.
171 */
172 DBGFR3InfoRegisterInternal(pVM, "ioport", "Dumps all IOPort ranges. No arguments.", &iomR3IOPortInfo);
173 DBGFR3InfoRegisterInternal(pVM, "mmio", "Dumps all MMIO ranges. No arguments.", &iomR3MMIOInfo);
174
175 /*
176 * Statistics.
177 */
178 STAM_REG(pVM, &pVM->iom.s.StatRZMMIOHandler, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler", STAMUNIT_TICKS_PER_CALL, "Profiling of the IOMMMIOHandler() body, only success calls.");
179 STAM_REG(pVM, &pVM->iom.s.StatRZMMIO1Byte, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Access1", STAMUNIT_OCCURENCES, "MMIO access by 1 byte counter.");
180 STAM_REG(pVM, &pVM->iom.s.StatRZMMIO2Bytes, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Access2", STAMUNIT_OCCURENCES, "MMIO access by 2 bytes counter.");
181 STAM_REG(pVM, &pVM->iom.s.StatRZMMIO4Bytes, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Access4", STAMUNIT_OCCURENCES, "MMIO access by 4 bytes counter.");
182 STAM_REG(pVM, &pVM->iom.s.StatRZMMIO8Bytes, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Access8", STAMUNIT_OCCURENCES, "MMIO access by 8 bytes counter.");
183 STAM_REG(pVM, &pVM->iom.s.StatRZMMIOFailures, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/MMIOFailures", STAMUNIT_OCCURENCES, "Number of times IOMMMIOHandler() didn't service the request.");
184 STAM_REG(pVM, &pVM->iom.s.StatRZInstMov, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/MOV", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOV instruction emulation.");
185 STAM_REG(pVM, &pVM->iom.s.StatRZInstCmp, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/CMP", STAMUNIT_TICKS_PER_CALL, "Profiling of the CMP instruction emulation.");
186 STAM_REG(pVM, &pVM->iom.s.StatRZInstAnd, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/AND", STAMUNIT_TICKS_PER_CALL, "Profiling of the AND instruction emulation.");
187 STAM_REG(pVM, &pVM->iom.s.StatRZInstOr, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/OR", STAMUNIT_TICKS_PER_CALL, "Profiling of the OR instruction emulation.");
188 STAM_REG(pVM, &pVM->iom.s.StatRZInstXor, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/XOR", STAMUNIT_TICKS_PER_CALL, "Profiling of the XOR instruction emulation.");
189 STAM_REG(pVM, &pVM->iom.s.StatRZInstBt, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/BT", STAMUNIT_TICKS_PER_CALL, "Profiling of the BT instruction emulation.");
190 STAM_REG(pVM, &pVM->iom.s.StatRZInstTest, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/TEST", STAMUNIT_TICKS_PER_CALL, "Profiling of the TEST instruction emulation.");
191 STAM_REG(pVM, &pVM->iom.s.StatRZInstXchg, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/XCHG", STAMUNIT_TICKS_PER_CALL, "Profiling of the XCHG instruction emulation.");
192 STAM_REG(pVM, &pVM->iom.s.StatRZInstStos, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/STOS", STAMUNIT_TICKS_PER_CALL, "Profiling of the STOS instruction emulation.");
193 STAM_REG(pVM, &pVM->iom.s.StatRZInstLods, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/LODS", STAMUNIT_TICKS_PER_CALL, "Profiling of the LODS instruction emulation.");
194#ifdef IOM_WITH_MOVS_SUPPORT
195 STAM_REG(pVM, &pVM->iom.s.StatRZInstMovs, STAMTYPE_PROFILE_ADV, "/IOM/RZ-MMIOHandler/Inst/MOVS", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation.");
196 STAM_REG(pVM, &pVM->iom.s.StatRZInstMovsToMMIO, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/MOVS/ToMMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - Mem2MMIO.");
197 STAM_REG(pVM, &pVM->iom.s.StatRZInstMovsFromMMIO, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/MOVS/FromMMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - MMIO2Mem.");
198 STAM_REG(pVM, &pVM->iom.s.StatRZInstMovsMMIO, STAMTYPE_PROFILE, "/IOM/RZ-MMIOHandler/Inst/MOVS/MMIO2MMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - MMIO2MMIO.");
199#endif
200 STAM_REG(pVM, &pVM->iom.s.StatRZInstOther, STAMTYPE_COUNTER, "/IOM/RZ-MMIOHandler/Inst/Other", STAMUNIT_OCCURENCES, "Other instructions counter.");
201 STAM_REG(pVM, &pVM->iom.s.StatR3MMIOHandler, STAMTYPE_COUNTER, "/IOM/R3-MMIOHandler", STAMUNIT_OCCURENCES, "Number of calls to IOMR3MMIOHandler.");
202 STAM_REG(pVM, &pVM->iom.s.StatInstIn, STAMTYPE_COUNTER, "/IOM/IOWork/In", STAMUNIT_OCCURENCES, "Counter of any IN instructions.");
203 STAM_REG(pVM, &pVM->iom.s.StatInstOut, STAMTYPE_COUNTER, "/IOM/IOWork/Out", STAMUNIT_OCCURENCES, "Counter of any OUT instructions.");
204 STAM_REG(pVM, &pVM->iom.s.StatInstIns, STAMTYPE_COUNTER, "/IOM/IOWork/Ins", STAMUNIT_OCCURENCES, "Counter of any INS instructions.");
205 STAM_REG(pVM, &pVM->iom.s.StatInstOuts, STAMTYPE_COUNTER, "/IOM/IOWork/Outs", STAMUNIT_OCCURENCES, "Counter of any OUTS instructions.");
206 }
207
208 /* Redundant, but just in case we change something in the future */
209 iomR3FlushCache(pVM);
210
211 LogFlow(("IOMR3Init: returns %Rrc\n", rc));
212 return rc;
213}
214
215
216/**
217 * Flushes the IOM port & statistics lookup cache
218 *
219 * @param pVM The VM.
220 */
221static void iomR3FlushCache(PVM pVM)
222{
223 /*
224 * Caching of port and statistics (saves some time in rep outs/ins instruction emulation)
225 */
226 pVM->iom.s.pRangeLastReadR0 = NIL_RTR0PTR;
227 pVM->iom.s.pRangeLastWriteR0 = NIL_RTR0PTR;
228 pVM->iom.s.pStatsLastReadR0 = NIL_RTR0PTR;
229 pVM->iom.s.pStatsLastWriteR0 = NIL_RTR0PTR;
230 pVM->iom.s.pMMIORangeLastR0 = NIL_RTR0PTR;
231 pVM->iom.s.pMMIOStatsLastR0 = NIL_RTR0PTR;
232
233 pVM->iom.s.pRangeLastReadR3 = NULL;
234 pVM->iom.s.pRangeLastWriteR3 = NULL;
235 pVM->iom.s.pStatsLastReadR3 = NULL;
236 pVM->iom.s.pStatsLastWriteR3 = NULL;
237 pVM->iom.s.pMMIORangeLastR3 = NULL;
238 pVM->iom.s.pMMIOStatsLastR3 = NULL;
239
240 pVM->iom.s.pRangeLastReadRC = NIL_RTRCPTR;
241 pVM->iom.s.pRangeLastWriteRC = NIL_RTRCPTR;
242 pVM->iom.s.pStatsLastReadRC = NIL_RTRCPTR;
243 pVM->iom.s.pStatsLastWriteRC = NIL_RTRCPTR;
244 pVM->iom.s.pMMIORangeLastRC = NIL_RTRCPTR;
245 pVM->iom.s.pMMIOStatsLastRC = NIL_RTRCPTR;
246}
247
248
249/**
250 * The VM is being reset.
251 *
252 * @param pVM VM handle.
253 */
254VMMR3DECL(void) IOMR3Reset(PVM pVM)
255{
256 iomR3FlushCache(pVM);
257}
258
259
260/**
261 * Applies relocations to data and code managed by this
262 * component. This function will be called at init and
263 * whenever the VMM need to relocate it self inside the GC.
264 *
265 * The IOM will update the addresses used by the switcher.
266 *
267 * @param pVM The VM.
268 * @param offDelta Relocation delta relative to old location.
269 */
270VMMR3DECL(void) IOMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
271{
272 LogFlow(("IOMR3Relocate: offDelta=%d\n", offDelta));
273
274 /*
275 * Apply relocations to the GC callbacks.
276 */
277 pVM->iom.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->iom.s.pTreesR3);
278 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesR3->IOPortTreeRC, true, iomR3RelocateIOPortCallback, &offDelta);
279 RTAvlroGCPhysDoWithAll(&pVM->iom.s.pTreesR3->MMIOTree, true, iomR3RelocateMMIOCallback, &offDelta);
280
281 if (pVM->iom.s.pfnMMIOHandlerRC)
282 pVM->iom.s.pfnMMIOHandlerRC += offDelta;
283
284 /*
285 * Apply relocations to the cached GC handlers
286 */
287 if (pVM->iom.s.pRangeLastReadRC)
288 pVM->iom.s.pRangeLastReadRC += offDelta;
289 if (pVM->iom.s.pRangeLastWriteRC)
290 pVM->iom.s.pRangeLastWriteRC += offDelta;
291 if (pVM->iom.s.pStatsLastReadRC)
292 pVM->iom.s.pStatsLastReadRC += offDelta;
293 if (pVM->iom.s.pStatsLastWriteRC)
294 pVM->iom.s.pStatsLastWriteRC += offDelta;
295 if (pVM->iom.s.pMMIORangeLastRC)
296 pVM->iom.s.pMMIORangeLastRC += offDelta;
297 if (pVM->iom.s.pMMIOStatsLastRC)
298 pVM->iom.s.pMMIOStatsLastRC += offDelta;
299}
300
301
302/**
303 * Callback function for relocating a I/O port range.
304 *
305 * @returns 0 (continue enum)
306 * @param pNode Pointer to a IOMIOPORTRANGERC node.
307 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
308 * not certain the delta will fit in a void pointer for all possible configs.
309 */
310static DECLCALLBACK(int) iomR3RelocateIOPortCallback(PAVLROIOPORTNODECORE pNode, void *pvUser)
311{
312 PIOMIOPORTRANGERC pRange = (PIOMIOPORTRANGERC)pNode;
313 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
314
315 Assert(pRange->pDevIns);
316 pRange->pDevIns += offDelta;
317 if (pRange->pfnOutCallback)
318 pRange->pfnOutCallback += offDelta;
319 if (pRange->pfnInCallback)
320 pRange->pfnInCallback += offDelta;
321 if (pRange->pfnOutStrCallback)
322 pRange->pfnOutStrCallback += offDelta;
323 if (pRange->pfnInStrCallback)
324 pRange->pfnInStrCallback += offDelta;
325 if (pRange->pvUser > _64K)
326 pRange->pvUser += offDelta;
327 return 0;
328}
329
330
331/**
332 * Callback function for relocating a MMIO range.
333 *
334 * @returns 0 (continue enum)
335 * @param pNode Pointer to a IOMMMIORANGE node.
336 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
337 * not certain the delta will fit in a void pointer for all possible configs.
338 */
339static DECLCALLBACK(int) iomR3RelocateMMIOCallback(PAVLROGCPHYSNODECORE pNode, void *pvUser)
340{
341 PIOMMMIORANGE pRange = (PIOMMMIORANGE)pNode;
342 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
343
344 if (pRange->pDevInsRC)
345 pRange->pDevInsRC += offDelta;
346 if (pRange->pfnWriteCallbackRC)
347 pRange->pfnWriteCallbackRC += offDelta;
348 if (pRange->pfnReadCallbackRC)
349 pRange->pfnReadCallbackRC += offDelta;
350 if (pRange->pfnFillCallbackRC)
351 pRange->pfnFillCallbackRC += offDelta;
352 if (pRange->pvUserRC > _64K)
353 pRange->pvUserRC += offDelta;
354
355 return 0;
356}
357
358
359/**
360 * Terminates the IOM.
361 *
362 * Termination means cleaning up and freeing all resources,
363 * the VM it self is at this point powered off or suspended.
364 *
365 * @returns VBox status code.
366 * @param pVM The VM to operate on.
367 */
368VMMR3DECL(int) IOMR3Term(PVM pVM)
369{
370 /*
371 * IOM is not owning anything but automatically freed resources,
372 * so there's nothing to do here.
373 */
374 return VINF_SUCCESS;
375}
376
377#ifdef VBOX_WITH_STATISTICS
378
379/**
380 * Create the statistics node for an I/O port.
381 *
382 * @returns Pointer to new stats node.
383 *
384 * @param pVM VM handle.
385 * @param Port Port.
386 * @param pszDesc Description.
387 */
388PIOMIOPORTSTATS iomR3IOPortStatsCreate(PVM pVM, RTIOPORT Port, const char *pszDesc)
389{
390 /* check if it already exists. */
391 PIOMIOPORTSTATS pPort = (PIOMIOPORTSTATS)RTAvloIOPortGet(&pVM->iom.s.pTreesR3->IOPortStatTree, Port);
392 if (pPort)
393 return pPort;
394
395 /* allocate stats node. */
396 int rc = MMHyperAlloc(pVM, sizeof(*pPort), 0, MM_TAG_IOM_STATS, (void **)&pPort);
397 AssertRC(rc);
398 if (RT_SUCCESS(rc))
399 {
400 /* insert into the tree. */
401 pPort->Core.Key = Port;
402 if (RTAvloIOPortInsert(&pVM->iom.s.pTreesR3->IOPortStatTree, &pPort->Core))
403 {
404 /* put a name on common ports. */
405 if (!pszDesc)
406 pszDesc = iomR3IOPortGetStandardName(Port);
407
408 /* register the statistics counters. */
409 rc = STAMR3RegisterF(pVM, &pPort->InR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-In-R3", Port); AssertRC(rc);
410 rc = STAMR3RegisterF(pVM, &pPort->OutR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-Out-R3", Port); AssertRC(rc);
411 rc = STAMR3RegisterF(pVM, &pPort->InRZ, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-In-RZ", Port); AssertRC(rc);
412 rc = STAMR3RegisterF(pVM, &pPort->OutRZ, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-Out-RZ", Port); AssertRC(rc);
413 rc = STAMR3RegisterF(pVM, &pPort->InRZToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-In-RZtoR3", Port); AssertRC(rc);
414 rc = STAMR3RegisterF(pVM, &pPort->OutRZToR3,STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/Ports/%04x-Out-RZtoR3", Port); AssertRC(rc);
415
416 /* Profiling */
417 rc = STAMR3RegisterF(pVM, &pPort->ProfInR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc,"/IOM/Ports/%04x-In-R3/Prof", Port); AssertRC(rc);
418 rc = STAMR3RegisterF(pVM, &pPort->ProfOutR3,STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc,"/IOM/Ports/%04x-Out-R3/Prof", Port); AssertRC(rc);
419 rc = STAMR3RegisterF(pVM, &pPort->ProfInRZ, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc,"/IOM/Ports/%04x-In-RZ/Prof", Port); AssertRC(rc);
420 rc = STAMR3RegisterF(pVM, &pPort->ProfOutRZ,STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc,"/IOM/Ports/%04x-Out-RZ/Prof", Port); AssertRC(rc);
421
422 return pPort;
423 }
424 AssertMsgFailed(("what! Port=%d\n", Port));
425 MMHyperFree(pVM, pPort);
426 }
427 return NULL;
428}
429
430
431/**
432 * Create the statistics node for an MMIO address.
433 *
434 * @returns Pointer to new stats node.
435 *
436 * @param pVM VM handle.
437 * @param GCPhys The address.
438 * @param pszDesc Description.
439 */
440PIOMMMIOSTATS iomR3MMIOStatsCreate(PVM pVM, RTGCPHYS GCPhys, const char *pszDesc)
441{
442#ifdef DEBUG_sandervl
443 AssertGCPhys32(GCPhys);
444#endif
445 /* check if it already exists. */
446 PIOMMMIOSTATS pStats = (PIOMMMIOSTATS)RTAvloGCPhysGet(&pVM->iom.s.pTreesR3->MMIOStatTree, GCPhys);
447 if (pStats)
448 return pStats;
449
450 /* allocate stats node. */
451 int rc = MMHyperAlloc(pVM, sizeof(*pStats), 0, MM_TAG_IOM_STATS, (void **)&pStats);
452 AssertRC(rc);
453 if (RT_SUCCESS(rc))
454 {
455 /* insert into the tree. */
456 pStats->Core.Key = GCPhys;
457 if (RTAvloGCPhysInsert(&pVM->iom.s.pTreesR3->MMIOStatTree, &pStats->Core))
458 {
459 /* register the statistics counters. */
460 rc = STAMR3RegisterF(pVM, &pStats->ReadR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp-Read-R3", GCPhys); AssertRC(rc);
461 rc = STAMR3RegisterF(pVM, &pStats->WriteR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp-Write-R3", GCPhys); AssertRC(rc);
462 rc = STAMR3RegisterF(pVM, &pStats->ReadRZ, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp-Read-RZ", GCPhys); AssertRC(rc);
463 rc = STAMR3RegisterF(pVM, &pStats->WriteRZ, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp-Write-RZ", GCPhys); AssertRC(rc);
464 rc = STAMR3RegisterF(pVM, &pStats->ReadRZToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp-Read-RZtoR3", GCPhys); AssertRC(rc);
465 rc = STAMR3RegisterF(pVM, &pStats->WriteRZToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, pszDesc, "/IOM/MMIO/%RGp-Write-RZtoR3", GCPhys); AssertRC(rc);
466
467 /* Profiling */
468 rc = STAMR3RegisterF(pVM, &pStats->ProfReadR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc, "/IOM/MMIO/%RGp-Read-R3/Prof", GCPhys); AssertRC(rc);
469 rc = STAMR3RegisterF(pVM, &pStats->ProfWriteR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc, "/IOM/MMIO/%RGp-Write-R3/Prof", GCPhys); AssertRC(rc);
470 rc = STAMR3RegisterF(pVM, &pStats->ProfReadRZ, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc, "/IOM/MMIO/%RGp-Read-RZ/Prof", GCPhys); AssertRC(rc);
471 rc = STAMR3RegisterF(pVM, &pStats->ProfWriteRZ, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, pszDesc, "/IOM/MMIO/%RGp-Write-RZ/Prof", GCPhys); AssertRC(rc);
472
473 return pStats;
474 }
475 AssertMsgFailed(("what! GCPhys=%RGp\n", GCPhys));
476 MMHyperFree(pVM, pStats);
477 }
478 return NULL;
479}
480
481#endif /* VBOX_WITH_STATISTICS */
482
483/**
484 * Registers a I/O port ring-3 handler.
485 *
486 * This API is called by PDM on behalf of a device. Devices must first register
487 * ring-3 ranges before any GC and R0 ranges can be registerd using IOMR3IOPortRegisterRC()
488 * and IOMR3IOPortRegisterR0().
489 *
490 *
491 * @returns VBox status code.
492 *
493 * @param pVM VM handle.
494 * @param pDevIns PDM device instance owning the port range.
495 * @param PortStart First port number in the range.
496 * @param cPorts Number of ports to register.
497 * @param pvUser User argument for the callbacks.
498 * @param pfnOutCallback Pointer to function which is gonna handle OUT operations in R3.
499 * @param pfnInCallback Pointer to function which is gonna handle IN operations in R3.
500 * @param pfnOutStrCallback Pointer to function which is gonna handle string OUT operations in R3.
501 * @param pfnInStrCallback Pointer to function which is gonna handle string IN operations in R3.
502 * @param pszDesc Pointer to description string. This must not be freed.
503 */
504VMMR3DECL(int) IOMR3IOPortRegisterR3(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts, RTHCPTR pvUser,
505 R3PTRTYPE(PFNIOMIOPORTOUT) pfnOutCallback, R3PTRTYPE(PFNIOMIOPORTIN) pfnInCallback,
506 R3PTRTYPE(PFNIOMIOPORTOUTSTRING) pfnOutStrCallback, R3PTRTYPE(PFNIOMIOPORTINSTRING) pfnInStrCallback, const char *pszDesc)
507{
508 LogFlow(("IOMR3IOPortRegisterR3: pDevIns=%p PortStart=%#x cPorts=%#x pvUser=%RHv pfnOutCallback=%#x pfnInCallback=%#x pfnOutStrCallback=%#x pfnInStrCallback=%#x pszDesc=%s\n",
509 pDevIns, PortStart, cPorts, pvUser, pfnOutCallback, pfnInCallback, pfnOutStrCallback, pfnInStrCallback, pszDesc));
510
511 /*
512 * Validate input.
513 */
514 if ( (RTUINT)PortStart + cPorts <= (RTUINT)PortStart
515 || (RTUINT)PortStart + cPorts > 0x10000)
516 {
517 AssertMsgFailed(("Invalid port range %#x-%#x (inclusive)! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
518 return VERR_IOM_INVALID_IOPORT_RANGE;
519 }
520 if (!pfnOutCallback && !pfnInCallback)
521 {
522 AssertMsgFailed(("no handlers specfied for %#x-%#x (inclusive)! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
523 return VERR_INVALID_PARAMETER;
524 }
525 if (!pfnOutCallback)
526 pfnOutCallback = iomR3IOPortDummyOut;
527 if (!pfnInCallback)
528 pfnInCallback = iomR3IOPortDummyIn;
529 if (!pfnOutStrCallback)
530 pfnOutStrCallback = iomR3IOPortDummyOutStr;
531 if (!pfnInStrCallback)
532 pfnInStrCallback = iomR3IOPortDummyInStr;
533
534 /* Flush the IO port lookup cache */
535 iomR3FlushCache(pVM);
536
537 /*
538 * Allocate new range record and initialize it.
539 */
540 PIOMIOPORTRANGER3 pRange;
541 int rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
542 if (RT_SUCCESS(rc))
543 {
544 pRange->Core.Key = PortStart;
545 pRange->Core.KeyLast = PortStart + (cPorts - 1);
546 pRange->Port = PortStart;
547 pRange->cPorts = cPorts;
548 pRange->pvUser = pvUser;
549 pRange->pDevIns = pDevIns;
550 pRange->pfnOutCallback = pfnOutCallback;
551 pRange->pfnInCallback = pfnInCallback;
552 pRange->pfnOutStrCallback = pfnOutStrCallback;
553 pRange->pfnInStrCallback = pfnInStrCallback;
554 pRange->pszDesc = pszDesc;
555
556 /*
557 * Try Insert it.
558 */
559 if (RTAvlroIOPortInsert(&pVM->iom.s.pTreesR3->IOPortTreeR3, &pRange->Core))
560 {
561 #ifdef VBOX_WITH_STATISTICS
562 for (unsigned iPort = 0; iPort < cPorts; iPort++)
563 iomR3IOPortStatsCreate(pVM, PortStart + iPort, pszDesc);
564 #endif
565 return VINF_SUCCESS;
566 }
567
568 /* conflict. */
569 DBGFR3Info(pVM, "ioport", NULL, NULL);
570 AssertMsgFailed(("Port range %#x-%#x (%s) conflicts with existing range(s)!\n", PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
571 MMHyperFree(pVM, pRange);
572 rc = VERR_IOM_IOPORT_RANGE_CONFLICT;
573 }
574
575 return rc;
576}
577
578
579/**
580 * Registers a I/O port RC handler.
581 *
582 * This API is called by PDM on behalf of a device. Devices must first register ring-3 ranges
583 * using IOMIOPortRegisterR3() before calling this function.
584 *
585 *
586 * @returns VBox status code.
587 *
588 * @param pVM VM handle.
589 * @param pDevIns PDM device instance owning the port range.
590 * @param PortStart First port number in the range.
591 * @param cPorts Number of ports to register.
592 * @param pvUser User argument for the callbacks.
593 * @param pfnOutCallback Pointer to function which is gonna handle OUT operations in GC.
594 * @param pfnInCallback Pointer to function which is gonna handle IN operations in GC.
595 * @param pfnOutStrCallback Pointer to function which is gonna handle string OUT operations in GC.
596 * @param pfnInStrCallback Pointer to function which is gonna handle string IN operations in GC.
597 * @param pszDesc Pointer to description string. This must not be freed.
598 */
599VMMR3DECL(int) IOMR3IOPortRegisterRC(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts, RTRCPTR pvUser,
600 RCPTRTYPE(PFNIOMIOPORTOUT) pfnOutCallback, RCPTRTYPE(PFNIOMIOPORTIN) pfnInCallback,
601 RCPTRTYPE(PFNIOMIOPORTOUTSTRING) pfnOutStrCallback, RCPTRTYPE(PFNIOMIOPORTINSTRING) pfnInStrCallback, const char *pszDesc)
602{
603 LogFlow(("IOMR3IOPortRegisterRC: pDevIns=%p PortStart=%#x cPorts=%#x pvUser=%RRv pfnOutCallback=%RRv pfnInCallback=%RRv pfnOutStrCallback=%RRv pfnInStrCallback=%RRv pszDesc=%s\n",
604 pDevIns, PortStart, cPorts, pvUser, pfnOutCallback, pfnInCallback, pfnOutStrCallback, pfnInStrCallback, pszDesc));
605
606 /*
607 * Validate input.
608 */
609 if ( (RTUINT)PortStart + cPorts <= (RTUINT)PortStart
610 || (RTUINT)PortStart + cPorts > 0x10000)
611 {
612 AssertMsgFailed(("Invalid port range %#x-%#x! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
613 return VERR_IOM_INVALID_IOPORT_RANGE;
614 }
615 RTIOPORT PortLast = PortStart + (cPorts - 1);
616 if (!pfnOutCallback && !pfnInCallback)
617 {
618 AssertMsgFailed(("Invalid port range %#x-%#x! No callbacks! (%s)\n", PortStart, PortLast, pszDesc));
619 return VERR_INVALID_PARAMETER;
620 }
621
622 /*
623 * Validate that there are ring-3 ranges for the ports.
624 */
625 RTIOPORT Port = PortStart;
626 while (Port <= PortLast && Port >= PortStart)
627 {
628 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortTreeR3, Port);
629 if (!pRange)
630 {
631 AssertMsgFailed(("No R3! Port=#x %#x-%#x! (%s)\n", Port, PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
632 return VERR_IOM_NO_HC_IOPORT_RANGE;
633 }
634#ifndef IOM_NO_PDMINS_CHECKS
635# ifndef IN_RC
636 if (pRange->pDevIns != pDevIns)
637# else
638 if (pRange->pDevIns != MMHyperRCToCC(pVM, pDevIns))
639# endif
640 {
641 AssertMsgFailed(("Not owner! Port=%#x %#x-%#x! (%s)\n", Port, PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
642 return VERR_IOM_NOT_IOPORT_RANGE_OWNER;
643 }
644#endif
645 Port = pRange->Core.KeyLast + 1;
646 }
647
648 /* Flush the IO port lookup cache */
649 iomR3FlushCache(pVM);
650
651 /*
652 * Allocate new range record and initialize it.
653 */
654 PIOMIOPORTRANGERC pRange;
655 int rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
656 if (RT_SUCCESS(rc))
657 {
658 pRange->Core.Key = PortStart;
659 pRange->Core.KeyLast = PortLast;
660 pRange->Port = PortStart;
661 pRange->cPorts = cPorts;
662 pRange->pvUser = pvUser;
663 pRange->pfnOutCallback = pfnOutCallback;
664 pRange->pfnInCallback = pfnInCallback;
665 pRange->pfnOutStrCallback = pfnOutStrCallback;
666 pRange->pfnInStrCallback = pfnInStrCallback;
667 pRange->pDevIns = MMHyperCCToRC(pVM, pDevIns);
668 pRange->pszDesc = pszDesc;
669
670 /*
671 * Insert it.
672 */
673 if (RTAvlroIOPortInsert(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortTreeRC, &pRange->Core))
674 return VINF_SUCCESS;
675
676 /* conflict. */
677 AssertMsgFailed(("Port range %#x-%#x (%s) conflicts with existing range(s)!\n", PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
678 MMHyperFree(pVM, pRange);
679 rc = VERR_IOM_IOPORT_RANGE_CONFLICT;
680 }
681
682 return rc;
683}
684
685
686/**
687 * Registers a Port IO R0 handler.
688 *
689 * This API is called by PDM on behalf of a device. Devices must first register ring-3 ranges
690 * using IOMR3IOPortRegisterR3() before calling this function.
691 *
692 *
693 * @returns VBox status code.
694 *
695 * @param pVM VM handle.
696 * @param pDevIns PDM device instance owning the port range.
697 * @param PortStart First port number in the range.
698 * @param cPorts Number of ports to register.
699 * @param pvUser User argument for the callbacks.
700 * @param pfnOutCallback Pointer to function which is gonna handle OUT operations in GC.
701 * @param pfnInCallback Pointer to function which is gonna handle IN operations in GC.
702 * @param pfnOutStrCallback Pointer to function which is gonna handle OUT operations in GC.
703 * @param pfnInStrCallback Pointer to function which is gonna handle IN operations in GC.
704 * @param pszDesc Pointer to description string. This must not be freed.
705 */
706VMMR3DECL(int) IOMR3IOPortRegisterR0(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts, RTR0PTR pvUser,
707 R0PTRTYPE(PFNIOMIOPORTOUT) pfnOutCallback, R0PTRTYPE(PFNIOMIOPORTIN) pfnInCallback,
708 R0PTRTYPE(PFNIOMIOPORTOUTSTRING) pfnOutStrCallback, R0PTRTYPE(PFNIOMIOPORTINSTRING) pfnInStrCallback,
709 const char *pszDesc)
710{
711 LogFlow(("IOMR3IOPortRegisterR0: pDevIns=%p PortStart=%#x cPorts=%#x pvUser=%RHv pfnOutCallback=%RHv pfnInCallback=%RHv pfnOutStrCallback=%RHv pfnInStrCallback=%RHv pszDesc=%s\n",
712 pDevIns, PortStart, cPorts, pvUser, pfnOutCallback, pfnInCallback, pfnOutStrCallback, pfnInStrCallback, pszDesc));
713
714 /*
715 * Validate input.
716 */
717 if ( (RTUINT)PortStart + cPorts <= (RTUINT)PortStart
718 || (RTUINT)PortStart + cPorts > 0x10000)
719 {
720 AssertMsgFailed(("Invalid port range %#x-%#x! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
721 return VERR_IOM_INVALID_IOPORT_RANGE;
722 }
723 RTIOPORT PortLast = PortStart + (cPorts - 1);
724 if (!pfnOutCallback && !pfnInCallback)
725 {
726 AssertMsgFailed(("Invalid port range %#x-%#x! No callbacks! (%s)\n", PortStart, PortLast, pszDesc));
727 return VERR_INVALID_PARAMETER;
728 }
729
730 /*
731 * Validate that there are ring-3 ranges for the ports.
732 */
733 RTIOPORT Port = PortStart;
734 while (Port <= PortLast && Port >= PortStart)
735 {
736 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortTreeR3, Port);
737 if (!pRange)
738 {
739 AssertMsgFailed(("No R3! Port=#x %#x-%#x! (%s)\n", Port, PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
740 return VERR_IOM_NO_HC_IOPORT_RANGE;
741 }
742#ifndef IOM_NO_PDMINS_CHECKS
743# ifndef IN_RC
744 if (pRange->pDevIns != pDevIns)
745# else
746 if (pRange->pDevIns != MMHyperRCToCC(pVM, pDevIns))
747# endif
748 {
749 AssertMsgFailed(("Not owner! Port=%#x %#x-%#x! (%s)\n", Port, PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
750 return VERR_IOM_NOT_IOPORT_RANGE_OWNER;
751 }
752#endif
753 Port = pRange->Core.KeyLast + 1;
754 }
755
756 /* Flush the IO port lookup cache */
757 iomR3FlushCache(pVM);
758
759 /*
760 * Allocate new range record and initialize it.
761 */
762 PIOMIOPORTRANGER0 pRange;
763 int rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
764 if (RT_SUCCESS(rc))
765 {
766 pRange->Core.Key = PortStart;
767 pRange->Core.KeyLast = PortLast;
768 pRange->Port = PortStart;
769 pRange->cPorts = cPorts;
770 pRange->pvUser = pvUser;
771 pRange->pfnOutCallback = pfnOutCallback;
772 pRange->pfnInCallback = pfnInCallback;
773 pRange->pfnOutStrCallback = pfnOutStrCallback;
774 pRange->pfnInStrCallback = pfnInStrCallback;
775 pRange->pDevIns = MMHyperR3ToR0(pVM, pDevIns);
776 pRange->pszDesc = pszDesc;
777
778 /*
779 * Insert it.
780 */
781 if (RTAvlroIOPortInsert(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortTreeR0, &pRange->Core))
782 return VINF_SUCCESS;
783
784 /* conflict. */
785 AssertMsgFailed(("Port range %#x-%#x (%s) conflicts with existing range(s)!\n", PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
786 MMHyperFree(pVM, pRange);
787 rc = VERR_IOM_IOPORT_RANGE_CONFLICT;
788 }
789
790 return rc;
791}
792
793
794/**
795 * Deregisters a I/O Port range.
796 *
797 * The specified range must be registered using IOMR3IOPortRegister previous to
798 * this call. The range does can be a smaller part of the range specified to
799 * IOMR3IOPortRegister, but it can never be larger.
800 *
801 * This function will remove GC, R0 and R3 context port handlers for this range.
802 *
803 * @returns VBox status code.
804 *
805 * @param pVM The virtual machine.
806 * @param pDevIns The device instance associated with the range.
807 * @param PortStart First port number in the range.
808 * @param cPorts Number of ports to remove starting at PortStart.
809 *
810 * @remark This function mainly for PCI PnP Config and will not do
811 * all the checks you might expect it to do.
812 */
813VMMR3DECL(int) IOMR3IOPortDeregister(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts)
814{
815 LogFlow(("IOMR3IOPortDeregister: pDevIns=%p PortStart=%#x cPorts=%#x\n", pDevIns, PortStart, cPorts));
816
817 /*
818 * Validate input.
819 */
820 if ( (RTUINT)PortStart + cPorts < (RTUINT)PortStart
821 || (RTUINT)PortStart + cPorts > 0x10000)
822 {
823 AssertMsgFailed(("Invalid port range %#x-%#x!\n", PortStart, (unsigned)PortStart + cPorts - 1));
824 return VERR_IOM_INVALID_IOPORT_RANGE;
825 }
826
827 /* Flush the IO port lookup cache */
828 iomR3FlushCache(pVM);
829
830 /*
831 * Check ownership.
832 */
833 RTIOPORT PortLast = PortStart + (cPorts - 1);
834 RTIOPORT Port = PortStart;
835 while (Port <= PortLast && Port >= PortStart)
836 {
837 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesR3->IOPortTreeR3, Port);
838 if (pRange)
839 {
840 Assert(Port <= pRange->Core.KeyLast);
841#ifndef IOM_NO_PDMINS_CHECKS
842 if (pRange->pDevIns != pDevIns)
843 {
844 AssertMsgFailed(("Removal of ports in range %#x-%#x rejected because not owner of %#x-%#x (%s)\n",
845 PortStart, PortLast, pRange->Core.Key, pRange->Core.KeyLast, pRange->pszDesc));
846 return VERR_IOM_NOT_IOPORT_RANGE_OWNER;
847 }
848#endif /* !IOM_NO_PDMINS_CHECKS */
849 Port = pRange->Core.KeyLast;
850 }
851 Port++;
852 }
853
854 /*
855 * Remove any RC ranges first.
856 */
857 int rc = VINF_SUCCESS;
858 Port = PortStart;
859 while (Port <= PortLast && Port >= PortStart)
860 {
861 /*
862 * Try find range.
863 */
864 PIOMIOPORTRANGERC pRange = (PIOMIOPORTRANGERC)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesR3->IOPortTreeRC, Port);
865 if (pRange)
866 {
867 if ( pRange->Core.Key == Port
868 && pRange->Core.KeyLast <= PortLast)
869 {
870 /*
871 * Kick out the entire range.
872 */
873 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesR3->IOPortTreeRC, Port);
874 Assert(pv == (void *)pRange); NOREF(pv);
875 Port += pRange->cPorts;
876 MMHyperFree(pVM, pRange);
877 }
878 else if (pRange->Core.Key == Port)
879 {
880 /*
881 * Cut of the head of the range, done.
882 */
883 pRange->cPorts -= Port - pRange->Port;
884 pRange->Core.Key = Port;
885 pRange->Port = Port;
886 break;
887 }
888 else if (pRange->Core.KeyLast <= PortLast)
889 {
890 /*
891 * Just cut of the tail.
892 */
893 unsigned c = pRange->Core.KeyLast - Port + 1;
894 pRange->Core.KeyLast -= c;
895 pRange->cPorts -= c;
896 Port += c;
897 }
898 else
899 {
900 /*
901 * Split the range, done.
902 */
903 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
904 /* create tail. */
905 PIOMIOPORTRANGERC pRangeNew;
906 int rc = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
907 if (RT_FAILURE(rc))
908 return rc;
909
910 *pRangeNew = *pRange;
911 pRangeNew->Core.Key = PortLast;
912 pRangeNew->Port = PortLast;
913 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
914
915 /* adjust head */
916 pRange->Core.KeyLast = Port - 1;
917 pRange->cPorts = Port - pRange->Port;
918
919 /* insert */
920 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesR3->IOPortTreeRC, &pRangeNew->Core))
921 {
922 AssertMsgFailed(("This cannot happen!\n"));
923 MMHyperFree(pVM, pRangeNew);
924 rc = VERR_INTERNAL_ERROR;
925 }
926 break;
927 }
928 }
929 else /* next port */
930 Port++;
931 } /* for all ports - RC. */
932
933
934 /*
935 * Remove any R0 ranges first.
936 */
937 rc = VINF_SUCCESS;
938 Port = PortStart;
939 while (Port <= PortLast && Port >= PortStart)
940 {
941 /*
942 * Try find range.
943 */
944 PIOMIOPORTRANGER0 pRange = (PIOMIOPORTRANGER0)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesR3->IOPortTreeR0, Port);
945 if (pRange)
946 {
947 if ( pRange->Core.Key == Port
948 && pRange->Core.KeyLast <= PortLast)
949 {
950 /*
951 * Kick out the entire range.
952 */
953 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesR3->IOPortTreeR0, Port);
954 Assert(pv == (void *)pRange); NOREF(pv);
955 Port += pRange->cPorts;
956 MMHyperFree(pVM, pRange);
957 }
958 else if (pRange->Core.Key == Port)
959 {
960 /*
961 * Cut of the head of the range, done.
962 */
963 pRange->cPorts -= Port - pRange->Port;
964 pRange->Core.Key = Port;
965 pRange->Port = Port;
966 break;
967 }
968 else if (pRange->Core.KeyLast <= PortLast)
969 {
970 /*
971 * Just cut of the tail.
972 */
973 unsigned c = pRange->Core.KeyLast - Port + 1;
974 pRange->Core.KeyLast -= c;
975 pRange->cPorts -= c;
976 Port += c;
977 }
978 else
979 {
980 /*
981 * Split the range, done.
982 */
983 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
984 /* create tail. */
985 PIOMIOPORTRANGER0 pRangeNew;
986 int rc = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
987 if (RT_FAILURE(rc))
988 return rc;
989
990 *pRangeNew = *pRange;
991 pRangeNew->Core.Key = PortLast;
992 pRangeNew->Port = PortLast;
993 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
994
995 /* adjust head */
996 pRange->Core.KeyLast = Port - 1;
997 pRange->cPorts = Port - pRange->Port;
998
999 /* insert */
1000 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesR3->IOPortTreeR0, &pRangeNew->Core))
1001 {
1002 AssertMsgFailed(("This cannot happen!\n"));
1003 MMHyperFree(pVM, pRangeNew);
1004 rc = VERR_INTERNAL_ERROR;
1005 }
1006 break;
1007 }
1008 }
1009 else /* next port */
1010 Port++;
1011 } /* for all ports - R0. */
1012
1013 /*
1014 * And the same procedure for ring-3 ranges.
1015 */
1016 Port = PortStart;
1017 while (Port <= PortLast && Port >= PortStart)
1018 {
1019 /*
1020 * Try find range.
1021 */
1022 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesR3->IOPortTreeR3, Port);
1023 if (pRange)
1024 {
1025 if ( pRange->Core.Key == Port
1026 && pRange->Core.KeyLast <= PortLast)
1027 {
1028 /*
1029 * Kick out the entire range.
1030 */
1031 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesR3->IOPortTreeR3, Port);
1032 Assert(pv == (void *)pRange); NOREF(pv);
1033 Port += pRange->cPorts;
1034 MMHyperFree(pVM, pRange);
1035 }
1036 else if (pRange->Core.Key == Port)
1037 {
1038 /*
1039 * Cut of the head of the range, done.
1040 */
1041 pRange->cPorts -= Port - pRange->Port;
1042 pRange->Core.Key = Port;
1043 pRange->Port = Port;
1044 break;
1045 }
1046 else if (pRange->Core.KeyLast <= PortLast)
1047 {
1048 /*
1049 * Just cut of the tail.
1050 */
1051 unsigned c = pRange->Core.KeyLast - Port + 1;
1052 pRange->Core.KeyLast -= c;
1053 pRange->cPorts -= c;
1054 Port += c;
1055 }
1056 else
1057 {
1058 /*
1059 * Split the range, done.
1060 */
1061 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
1062 /* create tail. */
1063 PIOMIOPORTRANGER3 pRangeNew;
1064 int rc = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
1065 if (RT_FAILURE(rc))
1066 return rc;
1067
1068 *pRangeNew = *pRange;
1069 pRangeNew->Core.Key = PortLast;
1070 pRangeNew->Port = PortLast;
1071 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
1072
1073 /* adjust head */
1074 pRange->Core.KeyLast = Port - 1;
1075 pRange->cPorts = Port - pRange->Port;
1076
1077 /* insert */
1078 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesR3->IOPortTreeR3, &pRangeNew->Core))
1079 {
1080 AssertMsgFailed(("This cannot happen!\n"));
1081 MMHyperFree(pVM, pRangeNew);
1082 rc = VERR_INTERNAL_ERROR;
1083 }
1084 break;
1085 }
1086 }
1087 else /* next port */
1088 Port++;
1089 } /* for all ports - ring-3. */
1090
1091 /* done */
1092 return rc;
1093}
1094
1095
1096/**
1097 * Dummy Port I/O Handler for IN operations.
1098 *
1099 * @returns VBox status code.
1100 *
1101 * @param pDevIns The device instance.
1102 * @param pvUser User argument.
1103 * @param Port Port number used for the IN operation.
1104 * @param pu32 Where to store the result.
1105 * @param cb Number of bytes read.
1106 */
1107static DECLCALLBACK(int) iomR3IOPortDummyIn(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb)
1108{
1109 switch (cb)
1110 {
1111 case 1: *pu32 = 0xff; break;
1112 case 2: *pu32 = 0xffff; break;
1113 case 4: *pu32 = UINT32_C(0xffffffff); break;
1114 default:
1115 AssertReleaseMsgFailed(("cb=%d\n", cb));
1116 return VERR_INTERNAL_ERROR;
1117 }
1118 return VINF_SUCCESS;
1119}
1120
1121
1122/**
1123 * Dummy Port I/O Handler for string IN operations.
1124 *
1125 * @returns VBox status code.
1126 *
1127 * @param pDevIns The device instance.
1128 * @param pvUser User argument.
1129 * @param Port Port number used for the string IN operation.
1130 * @param pGCPtrDst Pointer to the destination buffer (GC, incremented appropriately).
1131 * @param pcTransfer Pointer to the number of transfer units to read, on return remaining transfer units.
1132 * @param cb Size of the transfer unit (1, 2 or 4 bytes).
1133 */
1134static DECLCALLBACK(int) iomR3IOPortDummyInStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, RTGCPTR *pGCPtrDst, PRTGCUINTREG pcTransfer, unsigned cb)
1135{
1136 return VINF_SUCCESS;
1137}
1138
1139
1140/**
1141 * Dummy Port I/O Handler for OUT operations.
1142 *
1143 * @returns VBox status code.
1144 *
1145 * @param pDevIns The device instance.
1146 * @param pvUser User argument.
1147 * @param Port Port number used for the OUT operation.
1148 * @param u32 The value to output.
1149 * @param cb The value size in bytes.
1150 */
1151static DECLCALLBACK(int) iomR3IOPortDummyOut(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb)
1152{
1153 return VINF_SUCCESS;
1154}
1155
1156
1157/**
1158 * Dummy Port I/O Handler for string OUT operations.
1159 *
1160 * @returns VBox status code.
1161 *
1162 * @param pDevIns The device instance.
1163 * @param pvUser User argument.
1164 * @param Port Port number used for the string OUT operation.
1165 * @param pGCPtrSrc Pointer to the source buffer (GC, incremented appropriately).
1166 * @param pcTransfer Pointer to the number of transfer units to write, on return remaining transfer units.
1167 * @param cb Size of the transfer unit (1, 2 or 4 bytes).
1168 */
1169static DECLCALLBACK(int) iomR3IOPortDummyOutStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, RTGCPTR *pGCPtrSrc, PRTGCUINTREG pcTransfer, unsigned cb)
1170{
1171 return VINF_SUCCESS;
1172}
1173
1174
1175/**
1176 * Display a single I/O port ring-3 range.
1177 *
1178 * @returns 0
1179 * @param pNode Pointer to I/O port HC range.
1180 * @param pvUser Pointer to info output callback structure.
1181 */
1182static DECLCALLBACK(int) iomR3IOPortInfoOneR3(PAVLROIOPORTNODECORE pNode, void *pvUser)
1183{
1184 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)pNode;
1185 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
1186 pHlp->pfnPrintf(pHlp,
1187 "%04x-%04x %p %p %p %p %s\n",
1188 pRange->Core.Key,
1189 pRange->Core.KeyLast,
1190 pRange->pDevIns,
1191 pRange->pfnInCallback,
1192 pRange->pfnOutCallback,
1193 pRange->pvUser,
1194 pRange->pszDesc);
1195 return 0;
1196}
1197
1198
1199/**
1200 * Display a single I/O port GC range.
1201 *
1202 * @returns 0
1203 * @param pNode Pointer to IOPORT GC range.
1204 * @param pvUser Pointer to info output callback structure.
1205 */
1206static DECLCALLBACK(int) iomR3IOPortInfoOneRC(PAVLROIOPORTNODECORE pNode, void *pvUser)
1207{
1208 PIOMIOPORTRANGERC pRange = (PIOMIOPORTRANGERC)pNode;
1209 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
1210 pHlp->pfnPrintf(pHlp,
1211 "%04x-%04x %RRv %RRv %RRv %RRv %s\n",
1212 pRange->Core.Key,
1213 pRange->Core.KeyLast,
1214 pRange->pDevIns,
1215 pRange->pfnInCallback,
1216 pRange->pfnOutCallback,
1217 pRange->pvUser,
1218 pRange->pszDesc);
1219 return 0;
1220}
1221
1222
1223/**
1224 * Display all registered I/O port ranges.
1225 *
1226 * @param pVM VM Handle.
1227 * @param pHlp The info helpers.
1228 * @param pszArgs Arguments, ignored.
1229 */
1230static DECLCALLBACK(void) iomR3IOPortInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1231{
1232 NOREF(pszArgs);
1233 pHlp->pfnPrintf(pHlp,
1234 "I/O Port R3 ranges (pVM=%p)\n"
1235 "Range %.*s %.*s %.*s %.*s Description\n",
1236 pVM,
1237 sizeof(RTHCPTR) * 2, "pDevIns ",
1238 sizeof(RTHCPTR) * 2, "In ",
1239 sizeof(RTHCPTR) * 2, "Out ",
1240 sizeof(RTHCPTR) * 2, "pvUser ");
1241 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesR3->IOPortTreeR3, true, iomR3IOPortInfoOneR3, (void *)pHlp);
1242
1243 pHlp->pfnPrintf(pHlp,
1244 "I/O Port R0 ranges (pVM=%p)\n"
1245 "Range %.*s %.*s %.*s %.*s Description\n",
1246 pVM,
1247 sizeof(RTHCPTR) * 2, "pDevIns ",
1248 sizeof(RTHCPTR) * 2, "In ",
1249 sizeof(RTHCPTR) * 2, "Out ",
1250 sizeof(RTHCPTR) * 2, "pvUser ");
1251 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesR3->IOPortTreeR0, true, iomR3IOPortInfoOneR3, (void *)pHlp);
1252
1253 pHlp->pfnPrintf(pHlp,
1254 "I/O Port GC ranges (pVM=%p)\n"
1255 "Range %.*s %.*s %.*s %.*s Description\n",
1256 pVM,
1257 sizeof(RTRCPTR) * 2, "pDevIns ",
1258 sizeof(RTRCPTR) * 2, "In ",
1259 sizeof(RTRCPTR) * 2, "Out ",
1260 sizeof(RTRCPTR) * 2, "pvUser ");
1261 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesR3->IOPortTreeRC, true, iomR3IOPortInfoOneRC, (void *)pHlp);
1262
1263 if (pVM->iom.s.pRangeLastReadRC)
1264 {
1265 PIOMIOPORTRANGERC pRange = (PIOMIOPORTRANGERC)MMHyperRCToCC(pVM, pVM->iom.s.pRangeLastReadRC);
1266 pHlp->pfnPrintf(pHlp, "RC Read Ports: %#04x-%#04x %RRv %s\n",
1267 pRange->Port, pRange->Port + pRange->cPorts, pVM->iom.s.pRangeLastReadRC, pRange->pszDesc);
1268 }
1269 if (pVM->iom.s.pStatsLastReadRC)
1270 {
1271 PIOMIOPORTSTATS pRange = (PIOMIOPORTSTATS)MMHyperRCToCC(pVM, pVM->iom.s.pStatsLastReadRC);
1272 pHlp->pfnPrintf(pHlp, "RC Read Stats: %#04x %RRv\n",
1273 pRange->Core.Key, pVM->iom.s.pStatsLastReadRC);
1274 }
1275
1276 if (pVM->iom.s.pRangeLastWriteRC)
1277 {
1278 PIOMIOPORTRANGERC pRange = (PIOMIOPORTRANGERC)MMHyperRCToCC(pVM, pVM->iom.s.pRangeLastWriteRC);
1279 pHlp->pfnPrintf(pHlp, "RC Write Ports: %#04x-%#04x %RRv %s\n",
1280 pRange->Port, pRange->Port + pRange->cPorts, pVM->iom.s.pRangeLastWriteRC, pRange->pszDesc);
1281 }
1282 if (pVM->iom.s.pStatsLastWriteRC)
1283 {
1284 PIOMIOPORTSTATS pRange = (PIOMIOPORTSTATS)MMHyperRCToCC(pVM, pVM->iom.s.pStatsLastWriteRC);
1285 pHlp->pfnPrintf(pHlp, "RC Write Stats: %#04x %RRv\n",
1286 pRange->Core.Key, pVM->iom.s.pStatsLastWriteRC);
1287 }
1288
1289 if (pVM->iom.s.pRangeLastReadR3)
1290 {
1291 PIOMIOPORTRANGER3 pRange = pVM->iom.s.pRangeLastReadR3;
1292 pHlp->pfnPrintf(pHlp, "R3 Read Ports: %#04x-%#04x %p %s\n",
1293 pRange->Port, pRange->Port + pRange->cPorts, pRange, pRange->pszDesc);
1294 }
1295 if (pVM->iom.s.pStatsLastReadR3)
1296 {
1297 PIOMIOPORTSTATS pRange = pVM->iom.s.pStatsLastReadR3;
1298 pHlp->pfnPrintf(pHlp, "R3 Read Stats: %#04x %p\n",
1299 pRange->Core.Key, pRange);
1300 }
1301
1302 if (pVM->iom.s.pRangeLastWriteR3)
1303 {
1304 PIOMIOPORTRANGER3 pRange = pVM->iom.s.pRangeLastWriteR3;
1305 pHlp->pfnPrintf(pHlp, "R3 Write Ports: %#04x-%#04x %p %s\n",
1306 pRange->Port, pRange->Port + pRange->cPorts, pRange, pRange->pszDesc);
1307 }
1308 if (pVM->iom.s.pStatsLastWriteR3)
1309 {
1310 PIOMIOPORTSTATS pRange = pVM->iom.s.pStatsLastWriteR3;
1311 pHlp->pfnPrintf(pHlp, "R3 Write Stats: %#04x %p\n",
1312 pRange->Core.Key, pRange);
1313 }
1314
1315 if (pVM->iom.s.pRangeLastReadR0)
1316 {
1317 PIOMIOPORTRANGER0 pRange = (PIOMIOPORTRANGER0)MMHyperR0ToCC(pVM, pVM->iom.s.pRangeLastReadR0);
1318 pHlp->pfnPrintf(pHlp, "R0 Read Ports: %#04x-%#04x %p %s\n",
1319 pRange->Port, pRange->Port + pRange->cPorts, pRange, pRange->pszDesc);
1320 }
1321 if (pVM->iom.s.pStatsLastReadR0)
1322 {
1323 PIOMIOPORTSTATS pRange = (PIOMIOPORTSTATS)MMHyperR0ToCC(pVM, pVM->iom.s.pStatsLastReadR0);
1324 pHlp->pfnPrintf(pHlp, "R0 Read Stats: %#04x %p\n",
1325 pRange->Core.Key, pRange);
1326 }
1327
1328 if (pVM->iom.s.pRangeLastWriteR0)
1329 {
1330 PIOMIOPORTRANGER0 pRange = (PIOMIOPORTRANGER0)MMHyperR0ToCC(pVM, pVM->iom.s.pRangeLastWriteR0);
1331 pHlp->pfnPrintf(pHlp, "R0 Write Ports: %#04x-%#04x %p %s\n",
1332 pRange->Port, pRange->Port + pRange->cPorts, pRange, pRange->pszDesc);
1333 }
1334 if (pVM->iom.s.pStatsLastWriteR0)
1335 {
1336 PIOMIOPORTSTATS pRange = (PIOMIOPORTSTATS)MMHyperR0ToCC(pVM, pVM->iom.s.pStatsLastWriteR0);
1337 pHlp->pfnPrintf(pHlp, "R0 Write Stats: %#04x %p\n",
1338 pRange->Core.Key, pRange);
1339 }
1340}
1341
1342
1343/**
1344 * Registers a Memory Mapped I/O R3 handler.
1345 *
1346 * This API is called by PDM on behalf of a device. Devices must register ring-3 ranges
1347 * before any GC and R0 ranges can be registered using IOMR3MMIORegisterRC() and IOMR3MMIORegisterR0().
1348 *
1349 * @returns VBox status code.
1350 *
1351 * @param pVM VM handle.
1352 * @param pDevIns PDM device instance owning the MMIO range.
1353 * @param GCPhysStart First physical address in the range.
1354 * @param cbRange The size of the range (in bytes).
1355 * @param pvUser User argument for the callbacks.
1356 * @param pfnWriteCallback Pointer to function which is gonna handle Write operations.
1357 * @param pfnReadCallback Pointer to function which is gonna handle Read operations.
1358 * @param pfnFillCallback Pointer to function which is gonna handle Fill/memset operations.
1359 * @param pszDesc Pointer to description string. This must not be freed.
1360 */
1361VMMR3DECL(int) IOMR3MMIORegisterR3(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTHCPTR pvUser,
1362 R3PTRTYPE(PFNIOMMMIOWRITE) pfnWriteCallback, R3PTRTYPE(PFNIOMMMIOREAD) pfnReadCallback,
1363 R3PTRTYPE(PFNIOMMMIOFILL) pfnFillCallback, const char *pszDesc)
1364{
1365 LogFlow(("IOMR3MMIORegisterR3: pDevIns=%p GCPhysStart=%RGp cbRange=%#x pvUser=%RHv pfnWriteCallback=%#x pfnReadCallback=%#x pfnFillCallback=%#x pszDesc=%s\n",
1366 pDevIns, GCPhysStart, cbRange, pvUser, pfnWriteCallback, pfnReadCallback, pfnFillCallback, pszDesc));
1367 int rc;
1368
1369 /*
1370 * Validate input.
1371 */
1372 if (GCPhysStart + (cbRange - 1) < GCPhysStart)
1373 {
1374 AssertMsgFailed(("Wrapped! %RGp %#x bytes\n", GCPhysStart, cbRange));
1375 return VERR_IOM_INVALID_MMIO_RANGE;
1376 }
1377
1378 /*
1379 * Resolve the GC/R0 handler addresses lazily because of init order.
1380 */
1381 if (pVM->iom.s.pfnMMIOHandlerR0 == NIL_RTR0PTR)
1382 {
1383 rc = PDMR3LdrGetSymbolRCLazy(pVM, NULL, "IOMMMIOHandler", &pVM->iom.s.pfnMMIOHandlerRC);
1384 AssertLogRelRCReturn(rc, rc);
1385 rc = PDMR3LdrGetSymbolR0Lazy(pVM, NULL, "IOMMMIOHandler", &pVM->iom.s.pfnMMIOHandlerR0);
1386 AssertLogRelRCReturn(rc, rc);
1387 }
1388
1389 /*
1390 * For the 2nd+ instance, mangle the description string so it's unique.
1391 * (PGM requires this.)
1392 */
1393 if (pDevIns->iInstance > 0)
1394 {
1395 pszDesc = MMR3HeapAPrintf(pVM, MM_TAG_IOM, "%s [%u]", pszDesc, pDevIns->iInstance);
1396 if (!pszDesc)
1397 return VERR_NO_MEMORY;
1398 }
1399
1400
1401 /*
1402 * Allocate new range record and initialize it.
1403 */
1404 PIOMMMIORANGE pRange;
1405 rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
1406 if (RT_SUCCESS(rc))
1407 {
1408 pRange->Core.Key = GCPhysStart;
1409 pRange->Core.KeyLast = GCPhysStart + (cbRange - 1);
1410 pRange->GCPhys = GCPhysStart;
1411 pRange->cb = cbRange;
1412 pRange->pszDesc = pszDesc;
1413
1414 pRange->pvUserR3 = pvUser;
1415 pRange->pDevInsR3 = pDevIns;
1416 pRange->pfnReadCallbackR3 = pfnReadCallback;
1417 pRange->pfnWriteCallbackR3 = pfnWriteCallback;
1418 pRange->pfnFillCallbackR3 = pfnFillCallback;
1419
1420 //pRange->pvUserR0 = NIL_RTR0PTR;
1421 //pRange->pDevInsR0 = NIL_RTR0PTR;
1422 //pRange->pfnReadCallbackR0 = NIL_RTR0PTR;
1423 //pRange->pfnWriteCallbackR0 = NIL_RTR0PTR;
1424 //pRange->pfnFillCallbackR0 = NIL_RTR0PTR;
1425
1426 //pRange->pvUserRC = NIL_RTRCPTR;
1427 //pRange->pDevInsRC = NIL_RTRCPTR;
1428 //pRange->pfnReadCallbackRC = NIL_RTRCPTR;
1429 //pRange->pfnWriteCallbackRC = NIL_RTRCPTR;
1430 //pRange->pfnFillCallbackRC = NIL_RTRCPTR;
1431
1432 /*
1433 * Try register it with PGM and then insert it into the tree.
1434 */
1435 rc = PGMR3PhysMMIORegister(pVM, GCPhysStart, cbRange,
1436 IOMR3MMIOHandler, pRange,
1437 pVM->iom.s.pfnMMIOHandlerR0, MMHyperR3ToR0(pVM, pRange),
1438 pVM->iom.s.pfnMMIOHandlerRC, MMHyperR3ToRC(pVM, pRange), pszDesc);
1439 if (RT_SUCCESS(rc))
1440 {
1441 if (RTAvlroGCPhysInsert(&pVM->iom.s.pTreesR3->MMIOTree, &pRange->Core))
1442 return VINF_SUCCESS;
1443
1444 /* bail out */
1445 DBGFR3Info(pVM, "mmio", NULL, NULL);
1446 AssertMsgFailed(("This cannot happen!\n"));
1447 rc = VERR_INTERNAL_ERROR;
1448 }
1449 MMHyperFree(pVM, pRange);
1450 }
1451 if (pDevIns->iInstance > 0)
1452 MMR3HeapFree((void *)pszDesc);
1453 return rc;
1454}
1455
1456
1457/**
1458 * Registers a Memory Mapped I/O RC handler range.
1459 *
1460 * This API is called by PDM on behalf of a device. Devices must first register ring-3 ranges
1461 * using IOMMMIORegisterR3() before calling this function.
1462 *
1463 *
1464 * @returns VBox status code.
1465 *
1466 * @param pVM VM handle.
1467 * @param pDevIns PDM device instance owning the MMIO range.
1468 * @param GCPhysStart First physical address in the range.
1469 * @param cbRange The size of the range (in bytes).
1470 * @param pvUser User argument for the callbacks.
1471 * @param pfnWriteCallback Pointer to function which is gonna handle Write operations.
1472 * @param pfnReadCallback Pointer to function which is gonna handle Read operations.
1473 * @param pfnFillCallback Pointer to function which is gonna handle Fill/memset operations.
1474 */
1475VMMR3DECL(int) IOMR3MMIORegisterRC(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTGCPTR pvUser,
1476 RCPTRTYPE(PFNIOMMMIOWRITE) pfnWriteCallback, RCPTRTYPE(PFNIOMMMIOREAD) pfnReadCallback,
1477 RCPTRTYPE(PFNIOMMMIOFILL) pfnFillCallback)
1478{
1479 LogFlow(("IOMR3MMIORegisterRC: pDevIns=%p GCPhysStart=%RGp cbRange=%#x pvUser=%RGv pfnWriteCallback=%#x pfnReadCallback=%#x pfnFillCallback=%#x\n",
1480 pDevIns, GCPhysStart, cbRange, pvUser, pfnWriteCallback, pfnReadCallback, pfnFillCallback));
1481
1482 /*
1483 * Validate input.
1484 */
1485 if (!pfnWriteCallback && !pfnReadCallback)
1486 {
1487 AssertMsgFailed(("No callbacks! %RGp LB%#x %s\n", GCPhysStart, cbRange));
1488 return VERR_INVALID_PARAMETER;
1489 }
1490
1491 /*
1492 * Find the MMIO range and check that the input matches.
1493 */
1494 PIOMMMIORANGE pRange = iomMMIOGetRange(&pVM->iom.s, GCPhysStart);
1495 AssertReturn(pRange, VERR_IOM_MMIO_RANGE_NOT_FOUND);
1496 AssertReturn(pRange->pDevInsR3 == pDevIns, VERR_IOM_NOT_MMIO_RANGE_OWNER);
1497 AssertReturn(pRange->GCPhys == GCPhysStart, VERR_IOM_INVALID_MMIO_RANGE);
1498 AssertReturn(pRange->cb == cbRange, VERR_IOM_INVALID_MMIO_RANGE);
1499
1500 pRange->pvUserRC = pvUser;
1501 pRange->pfnReadCallbackRC = pfnReadCallback;
1502 pRange->pfnWriteCallbackRC= pfnWriteCallback;
1503 pRange->pfnFillCallbackRC = pfnFillCallback;
1504 pRange->pDevInsRC = MMHyperCCToRC(pVM, pDevIns);
1505
1506 return VINF_SUCCESS;
1507}
1508
1509
1510/**
1511 * Registers a Memory Mapped I/O R0 handler range.
1512 *
1513 * This API is called by PDM on behalf of a device. Devices must first register ring-3 ranges
1514 * using IOMMR3MIORegisterHC() before calling this function.
1515 *
1516 *
1517 * @returns VBox status code.
1518 *
1519 * @param pVM VM handle.
1520 * @param pDevIns PDM device instance owning the MMIO range.
1521 * @param GCPhysStart First physical address in the range.
1522 * @param cbRange The size of the range (in bytes).
1523 * @param pvUser User argument for the callbacks.
1524 * @param pfnWriteCallback Pointer to function which is gonna handle Write operations.
1525 * @param pfnReadCallback Pointer to function which is gonna handle Read operations.
1526 * @param pfnFillCallback Pointer to function which is gonna handle Fill/memset operations.
1527 */
1528VMMR3DECL(int) IOMR3MMIORegisterR0(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTR0PTR pvUser,
1529 R0PTRTYPE(PFNIOMMMIOWRITE) pfnWriteCallback,
1530 R0PTRTYPE(PFNIOMMMIOREAD) pfnReadCallback,
1531 R0PTRTYPE(PFNIOMMMIOFILL) pfnFillCallback)
1532{
1533 LogFlow(("IOMR3MMIORegisterR0: pDevIns=%p GCPhysStart=%RGp cbRange=%#x pvUser=%RHv pfnWriteCallback=%#x pfnReadCallback=%#x pfnFillCallback=%#x\n",
1534 pDevIns, GCPhysStart, cbRange, pvUser, pfnWriteCallback, pfnReadCallback, pfnFillCallback));
1535
1536 /*
1537 * Validate input.
1538 */
1539 if (!pfnWriteCallback && !pfnReadCallback)
1540 {
1541 AssertMsgFailed(("No callbacks! %RGp LB%#x %s\n", GCPhysStart, cbRange));
1542 return VERR_INVALID_PARAMETER;
1543 }
1544
1545 /*
1546 * Find the MMIO range and check that the input matches.
1547 */
1548 PIOMMMIORANGE pRange = iomMMIOGetRange(&pVM->iom.s, GCPhysStart);
1549 AssertReturn(pRange, VERR_IOM_MMIO_RANGE_NOT_FOUND);
1550 AssertReturn(pRange->pDevInsR3 == pDevIns, VERR_IOM_NOT_MMIO_RANGE_OWNER);
1551 AssertReturn(pRange->GCPhys == GCPhysStart, VERR_IOM_INVALID_MMIO_RANGE);
1552 AssertReturn(pRange->cb == cbRange, VERR_IOM_INVALID_MMIO_RANGE);
1553
1554 pRange->pvUserR0 = pvUser;
1555 pRange->pfnReadCallbackR0 = pfnReadCallback;
1556 pRange->pfnWriteCallbackR0= pfnWriteCallback;
1557 pRange->pfnFillCallbackR0 = pfnFillCallback;
1558 pRange->pDevInsR0 = MMHyperCCToR0(pVM, pDevIns);
1559
1560 return VINF_SUCCESS;
1561}
1562
1563
1564/**
1565 * Deregisters a Memory Mapped I/O handler range.
1566 *
1567 * Registered GC, R0, and R3 ranges are affected.
1568 *
1569 * @returns VBox status code.
1570 *
1571 * @param pVM The virtual machine.
1572 * @param pDevIns Device instance which the MMIO region is registered.
1573 * @param GCPhysStart First physical address (GC) in the range.
1574 * @param cbRange Number of bytes to deregister.
1575 *
1576 * @remark This function mainly for PCI PnP Config and will not do
1577 * all the checks you might expect it to do.
1578 */
1579VMMR3DECL(int) IOMR3MMIODeregister(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange)
1580{
1581 LogFlow(("IOMR3MMIODeregister: pDevIns=%p GCPhysStart=%RGp cbRange=%#x\n", pDevIns, GCPhysStart, cbRange));
1582
1583 /*
1584 * Validate input.
1585 */
1586 RTGCPHYS GCPhysLast = GCPhysStart + (cbRange - 1);
1587 if (GCPhysLast < GCPhysStart)
1588 {
1589 AssertMsgFailed(("Wrapped! %#x LB%#x\n", GCPhysStart, cbRange));
1590 return VERR_IOM_INVALID_MMIO_RANGE;
1591 }
1592
1593 /*
1594 * Check ownership and such for the entire area.
1595 */
1596 RTGCPHYS GCPhys = GCPhysStart;
1597 while (GCPhys <= GCPhysLast && GCPhys >= GCPhysStart)
1598 {
1599 PIOMMMIORANGE pRange = iomMMIOGetRange(&pVM->iom.s, GCPhys);
1600 if (!pRange)
1601 return VERR_IOM_MMIO_RANGE_NOT_FOUND;
1602 AssertMsgReturn(pRange->pDevInsR3 == pDevIns,
1603 ("Not owner! GCPhys=%RGp %RGp LB%#x %s\n", GCPhys, GCPhysStart, cbRange, pRange->pszDesc),
1604 VERR_IOM_NOT_MMIO_RANGE_OWNER);
1605 AssertMsgReturn(pRange->Core.KeyLast <= GCPhysLast,
1606 ("Incomplete R3 range! GCPhys=%RGp %RGp LB%#x %s\n", GCPhys, GCPhysStart, cbRange, pRange->pszDesc),
1607 VERR_IOM_INCOMPLETE_MMIO_RANGE);
1608
1609 /* next */
1610 Assert(GCPhys <= pRange->Core.KeyLast);
1611 GCPhys = pRange->Core.KeyLast + 1;
1612 }
1613
1614 /*
1615 * Do the actual removing of the MMIO ranges.
1616 */
1617 GCPhys = GCPhysStart;
1618 while (GCPhys <= GCPhysLast && GCPhys >= GCPhysStart)
1619 {
1620 PIOMMMIORANGE pRange = (PIOMMMIORANGE)RTAvlroGCPhysRemove(&pVM->iom.s.pTreesR3->MMIOTree, GCPhys);
1621 Assert(pRange);
1622 Assert(pRange->Core.Key == GCPhys && pRange->Core.KeyLast <= GCPhysLast);
1623
1624 /* remove it from PGM */
1625 int rc = PGMR3PhysMMIODeregister(pVM, GCPhys, pRange->cb);
1626 AssertRC(rc);
1627
1628 /* advance and free. */
1629 GCPhys = pRange->Core.KeyLast + 1;
1630 if (pDevIns->iInstance > 0)
1631 MMR3HeapFree((void *)pRange->pszDesc);
1632 MMHyperFree(pVM, pRange);
1633 }
1634
1635 iomR3FlushCache(pVM);
1636 return VINF_SUCCESS;
1637}
1638
1639
1640/**
1641 * Display a single MMIO range.
1642 *
1643 * @returns 0
1644 * @param pNode Pointer to MMIO R3 range.
1645 * @param pvUser Pointer to info output callback structure.
1646 */
1647static DECLCALLBACK(int) iomR3MMIOInfoOne(PAVLROGCPHYSNODECORE pNode, void *pvUser)
1648{
1649 PIOMMMIORANGE pRange = (PIOMMMIORANGE)pNode;
1650 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
1651 pHlp->pfnPrintf(pHlp,
1652 "%RGp-%RGp %RHv %RHv %RHv %RHv %RHv %s\n",
1653 pRange->Core.Key,
1654 pRange->Core.KeyLast,
1655 pRange->pDevInsR3,
1656 pRange->pfnReadCallbackR3,
1657 pRange->pfnWriteCallbackR3,
1658 pRange->pfnFillCallbackR3,
1659 pRange->pvUserR3,
1660 pRange->pszDesc);
1661 pHlp->pfnPrintf(pHlp,
1662 "%*s %RHv %RHv %RHv %RHv %RHv\n",
1663 sizeof(RTGCPHYS) * 2 * 2 + 1, "R0",
1664 pRange->pDevInsR0,
1665 pRange->pfnReadCallbackR0,
1666 pRange->pfnWriteCallbackR0,
1667 pRange->pfnFillCallbackR0,
1668 pRange->pvUserR0);
1669 pHlp->pfnPrintf(pHlp,
1670 "%*s %RRv %RRv %RRv %RRv %RRv\n",
1671 sizeof(RTGCPHYS) * 2 * 2 + 1, "RC",
1672 pRange->pDevInsRC,
1673 pRange->pfnReadCallbackRC,
1674 pRange->pfnWriteCallbackRC,
1675 pRange->pfnFillCallbackRC,
1676 pRange->pvUserRC);
1677 return 0;
1678}
1679
1680
1681/**
1682 * Display registered MMIO ranges to the log.
1683 *
1684 * @param pVM VM Handle.
1685 * @param pHlp The info helpers.
1686 * @param pszArgs Arguments, ignored.
1687 */
1688static DECLCALLBACK(void) iomR3MMIOInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1689{
1690 NOREF(pszArgs);
1691 pHlp->pfnPrintf(pHlp,
1692 "MMIO ranges (pVM=%p)\n"
1693 "%.*s %.*s %.*s %.*s %.*s %.*s %s\n",
1694 pVM,
1695 sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
1696 sizeof(RTHCPTR) * 2, "pDevIns ",
1697 sizeof(RTHCPTR) * 2, "Read ",
1698 sizeof(RTHCPTR) * 2, "Write ",
1699 sizeof(RTHCPTR) * 2, "Fill ",
1700 sizeof(RTHCPTR) * 2, "pvUser ",
1701 "Description");
1702 RTAvlroGCPhysDoWithAll(&pVM->iom.s.pTreesR3->MMIOTree, true, iomR3MMIOInfoOne, (void *)pHlp);
1703}
1704
1705
1706#ifdef VBOX_WITH_STATISTICS
1707/**
1708 * Tries to come up with the standard name for a port.
1709 *
1710 * @returns Pointer to readonly string if known.
1711 * @returns NULL if unknown port number.
1712 *
1713 * @param Port The port to name.
1714 */
1715static const char *iomR3IOPortGetStandardName(RTIOPORT Port)
1716{
1717 switch (Port)
1718 {
1719 case 0x00: case 0x10: case 0x20: case 0x30: case 0x40: case 0x50: case 0x70:
1720 case 0x01: case 0x11: case 0x21: case 0x31: case 0x41: case 0x51: case 0x61: case 0x71:
1721 case 0x02: case 0x12: case 0x22: case 0x32: case 0x42: case 0x52: case 0x62: case 0x72:
1722 case 0x03: case 0x13: case 0x23: case 0x33: case 0x43: case 0x53: case 0x63: case 0x73:
1723 case 0x04: case 0x14: case 0x24: case 0x34: case 0x44: case 0x54: case 0x74:
1724 case 0x05: case 0x15: case 0x25: case 0x35: case 0x45: case 0x55: case 0x65: case 0x75:
1725 case 0x06: case 0x16: case 0x26: case 0x36: case 0x46: case 0x56: case 0x66: case 0x76:
1726 case 0x07: case 0x17: case 0x27: case 0x37: case 0x47: case 0x57: case 0x67: case 0x77:
1727 case 0x08: case 0x18: case 0x28: case 0x38: case 0x48: case 0x58: case 0x68: case 0x78:
1728 case 0x09: case 0x19: case 0x29: case 0x39: case 0x49: case 0x59: case 0x69: case 0x79:
1729 case 0x0a: case 0x1a: case 0x2a: case 0x3a: case 0x4a: case 0x5a: case 0x6a: case 0x7a:
1730 case 0x0b: case 0x1b: case 0x2b: case 0x3b: case 0x4b: case 0x5b: case 0x6b: case 0x7b:
1731 case 0x0c: case 0x1c: case 0x2c: case 0x3c: case 0x4c: case 0x5c: case 0x6c: case 0x7c:
1732 case 0x0d: case 0x1d: case 0x2d: case 0x3d: case 0x4d: case 0x5d: case 0x6d: case 0x7d:
1733 case 0x0e: case 0x1e: case 0x2e: case 0x3e: case 0x4e: case 0x5e: case 0x6e: case 0x7e:
1734 case 0x0f: case 0x1f: case 0x2f: case 0x3f: case 0x4f: case 0x5f: case 0x6f: case 0x7f:
1735
1736 case 0x80: case 0x90: case 0xa0: case 0xb0: case 0xc0: case 0xd0: case 0xe0: case 0xf0:
1737 case 0x81: case 0x91: case 0xa1: case 0xb1: case 0xc1: case 0xd1: case 0xe1: case 0xf1:
1738 case 0x82: case 0x92: case 0xa2: case 0xb2: case 0xc2: case 0xd2: case 0xe2: case 0xf2:
1739 case 0x83: case 0x93: case 0xa3: case 0xb3: case 0xc3: case 0xd3: case 0xe3: case 0xf3:
1740 case 0x84: case 0x94: case 0xa4: case 0xb4: case 0xc4: case 0xd4: case 0xe4: case 0xf4:
1741 case 0x85: case 0x95: case 0xa5: case 0xb5: case 0xc5: case 0xd5: case 0xe5: case 0xf5:
1742 case 0x86: case 0x96: case 0xa6: case 0xb6: case 0xc6: case 0xd6: case 0xe6: case 0xf6:
1743 case 0x87: case 0x97: case 0xa7: case 0xb7: case 0xc7: case 0xd7: case 0xe7: case 0xf7:
1744 case 0x88: case 0x98: case 0xa8: case 0xb8: case 0xc8: case 0xd8: case 0xe8: case 0xf8:
1745 case 0x89: case 0x99: case 0xa9: case 0xb9: case 0xc9: case 0xd9: case 0xe9: case 0xf9:
1746 case 0x8a: case 0x9a: case 0xaa: case 0xba: case 0xca: case 0xda: case 0xea: case 0xfa:
1747 case 0x8b: case 0x9b: case 0xab: case 0xbb: case 0xcb: case 0xdb: case 0xeb: case 0xfb:
1748 case 0x8c: case 0x9c: case 0xac: case 0xbc: case 0xcc: case 0xdc: case 0xec: case 0xfc:
1749 case 0x8d: case 0x9d: case 0xad: case 0xbd: case 0xcd: case 0xdd: case 0xed: case 0xfd:
1750 case 0x8e: case 0x9e: case 0xae: case 0xbe: case 0xce: case 0xde: case 0xee: case 0xfe:
1751 case 0x8f: case 0x9f: case 0xaf: case 0xbf: case 0xcf: case 0xdf: case 0xef: case 0xff:
1752 return "System Reserved";
1753
1754 case 0x60:
1755 case 0x64:
1756 return "Keyboard & Mouse";
1757
1758 case 0x378:
1759 case 0x379:
1760 case 0x37a:
1761 case 0x37b:
1762 case 0x37c:
1763 case 0x37d:
1764 case 0x37e:
1765 case 0x37f:
1766 case 0x3bc:
1767 case 0x3bd:
1768 case 0x3be:
1769 case 0x3bf:
1770 case 0x278:
1771 case 0x279:
1772 case 0x27a:
1773 case 0x27b:
1774 case 0x27c:
1775 case 0x27d:
1776 case 0x27e:
1777 case 0x27f:
1778 return "LPT1/2/3";
1779
1780 case 0x3f8:
1781 case 0x3f9:
1782 case 0x3fa:
1783 case 0x3fb:
1784 case 0x3fc:
1785 case 0x3fd:
1786 case 0x3fe:
1787 case 0x3ff:
1788 return "COM1";
1789
1790 case 0x2f8:
1791 case 0x2f9:
1792 case 0x2fa:
1793 case 0x2fb:
1794 case 0x2fc:
1795 case 0x2fd:
1796 case 0x2fe:
1797 case 0x2ff:
1798 return "COM2";
1799
1800 case 0x3e8:
1801 case 0x3e9:
1802 case 0x3ea:
1803 case 0x3eb:
1804 case 0x3ec:
1805 case 0x3ed:
1806 case 0x3ee:
1807 case 0x3ef:
1808 return "COM3";
1809
1810 case 0x2e8:
1811 case 0x2e9:
1812 case 0x2ea:
1813 case 0x2eb:
1814 case 0x2ec:
1815 case 0x2ed:
1816 case 0x2ee:
1817 case 0x2ef:
1818 return "COM4";
1819
1820 case 0x200:
1821 case 0x201:
1822 case 0x202:
1823 case 0x203:
1824 case 0x204:
1825 case 0x205:
1826 case 0x206:
1827 case 0x207:
1828 return "Joystick";
1829
1830 case 0x3f0:
1831 case 0x3f1:
1832 case 0x3f2:
1833 case 0x3f3:
1834 case 0x3f4:
1835 case 0x3f5:
1836 case 0x3f6:
1837 case 0x3f7:
1838 return "Floppy";
1839
1840 case 0x1f0:
1841 case 0x1f1:
1842 case 0x1f2:
1843 case 0x1f3:
1844 case 0x1f4:
1845 case 0x1f5:
1846 case 0x1f6:
1847 case 0x1f7:
1848 //case 0x3f6:
1849 //case 0x3f7:
1850 return "IDE 1st";
1851
1852 case 0x170:
1853 case 0x171:
1854 case 0x172:
1855 case 0x173:
1856 case 0x174:
1857 case 0x175:
1858 case 0x176:
1859 case 0x177:
1860 case 0x376:
1861 case 0x377:
1862 return "IDE 2nd";
1863
1864 case 0x1e0:
1865 case 0x1e1:
1866 case 0x1e2:
1867 case 0x1e3:
1868 case 0x1e4:
1869 case 0x1e5:
1870 case 0x1e6:
1871 case 0x1e7:
1872 case 0x3e6:
1873 case 0x3e7:
1874 return "IDE 3rd";
1875
1876 case 0x160:
1877 case 0x161:
1878 case 0x162:
1879 case 0x163:
1880 case 0x164:
1881 case 0x165:
1882 case 0x166:
1883 case 0x167:
1884 case 0x366:
1885 case 0x367:
1886 return "IDE 4th";
1887
1888 case 0x130: case 0x140: case 0x150:
1889 case 0x131: case 0x141: case 0x151:
1890 case 0x132: case 0x142: case 0x152:
1891 case 0x133: case 0x143: case 0x153:
1892 case 0x134: case 0x144: case 0x154:
1893 case 0x135: case 0x145: case 0x155:
1894 case 0x136: case 0x146: case 0x156:
1895 case 0x137: case 0x147: case 0x157:
1896 case 0x138: case 0x148: case 0x158:
1897 case 0x139: case 0x149: case 0x159:
1898 case 0x13a: case 0x14a: case 0x15a:
1899 case 0x13b: case 0x14b: case 0x15b:
1900 case 0x13c: case 0x14c: case 0x15c:
1901 case 0x13d: case 0x14d: case 0x15d:
1902 case 0x13e: case 0x14e: case 0x15e:
1903 case 0x13f: case 0x14f: case 0x15f:
1904 case 0x220: case 0x230:
1905 case 0x221: case 0x231:
1906 case 0x222: case 0x232:
1907 case 0x223: case 0x233:
1908 case 0x224: case 0x234:
1909 case 0x225: case 0x235:
1910 case 0x226: case 0x236:
1911 case 0x227: case 0x237:
1912 case 0x228: case 0x238:
1913 case 0x229: case 0x239:
1914 case 0x22a: case 0x23a:
1915 case 0x22b: case 0x23b:
1916 case 0x22c: case 0x23c:
1917 case 0x22d: case 0x23d:
1918 case 0x22e: case 0x23e:
1919 case 0x22f: case 0x23f:
1920 case 0x330: case 0x340: case 0x350:
1921 case 0x331: case 0x341: case 0x351:
1922 case 0x332: case 0x342: case 0x352:
1923 case 0x333: case 0x343: case 0x353:
1924 case 0x334: case 0x344: case 0x354:
1925 case 0x335: case 0x345: case 0x355:
1926 case 0x336: case 0x346: case 0x356:
1927 case 0x337: case 0x347: case 0x357:
1928 case 0x338: case 0x348: case 0x358:
1929 case 0x339: case 0x349: case 0x359:
1930 case 0x33a: case 0x34a: case 0x35a:
1931 case 0x33b: case 0x34b: case 0x35b:
1932 case 0x33c: case 0x34c: case 0x35c:
1933 case 0x33d: case 0x34d: case 0x35d:
1934 case 0x33e: case 0x34e: case 0x35e:
1935 case 0x33f: case 0x34f: case 0x35f:
1936 return "SCSI (typically)";
1937
1938 case 0x320:
1939 case 0x321:
1940 case 0x322:
1941 case 0x323:
1942 case 0x324:
1943 case 0x325:
1944 case 0x326:
1945 case 0x327:
1946 return "XT HD";
1947
1948 case 0x3b0:
1949 case 0x3b1:
1950 case 0x3b2:
1951 case 0x3b3:
1952 case 0x3b4:
1953 case 0x3b5:
1954 case 0x3b6:
1955 case 0x3b7:
1956 case 0x3b8:
1957 case 0x3b9:
1958 case 0x3ba:
1959 case 0x3bb:
1960 return "VGA";
1961
1962 case 0x3c0: case 0x3d0:
1963 case 0x3c1: case 0x3d1:
1964 case 0x3c2: case 0x3d2:
1965 case 0x3c3: case 0x3d3:
1966 case 0x3c4: case 0x3d4:
1967 case 0x3c5: case 0x3d5:
1968 case 0x3c6: case 0x3d6:
1969 case 0x3c7: case 0x3d7:
1970 case 0x3c8: case 0x3d8:
1971 case 0x3c9: case 0x3d9:
1972 case 0x3ca: case 0x3da:
1973 case 0x3cb: case 0x3db:
1974 case 0x3cc: case 0x3dc:
1975 case 0x3cd: case 0x3dd:
1976 case 0x3ce: case 0x3de:
1977 case 0x3cf: case 0x3df:
1978 return "VGA/EGA";
1979
1980 case 0x240: case 0x260: case 0x280:
1981 case 0x241: case 0x261: case 0x281:
1982 case 0x242: case 0x262: case 0x282:
1983 case 0x243: case 0x263: case 0x283:
1984 case 0x244: case 0x264: case 0x284:
1985 case 0x245: case 0x265: case 0x285:
1986 case 0x246: case 0x266: case 0x286:
1987 case 0x247: case 0x267: case 0x287:
1988 case 0x248: case 0x268: case 0x288:
1989 case 0x249: case 0x269: case 0x289:
1990 case 0x24a: case 0x26a: case 0x28a:
1991 case 0x24b: case 0x26b: case 0x28b:
1992 case 0x24c: case 0x26c: case 0x28c:
1993 case 0x24d: case 0x26d: case 0x28d:
1994 case 0x24e: case 0x26e: case 0x28e:
1995 case 0x24f: case 0x26f: case 0x28f:
1996 case 0x300:
1997 case 0x301:
1998 case 0x388:
1999 case 0x389:
2000 case 0x38a:
2001 case 0x38b:
2002 return "Sound Card (typically)";
2003
2004 default:
2005 return NULL;
2006 }
2007}
2008#endif /* VBOX_WITH_STATISTICS */
2009
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette