VirtualBox

source: vbox/trunk/src/VBox/VMM/IOM.cpp@ 4953

Last change on this file since 4953 was 4787, checked in by vboxsync, 17 years ago

Eliminated HCPTRTYPE and replaced with R3R0PTRTYPE where necessary.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 66.5 KB
Line 
1/* $Id: IOM.cpp 4787 2007-09-14 09:08:56Z vboxsync $ */
2/** @file
3 * IOM - Input / Output Monitor.
4 */
5
6/*
7 * Copyright (C) 2006-2007 innotek GmbH
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License as published by the Free Software Foundation,
13 * in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
14 * distribution. VirtualBox OSE is distributed in the hope that it will
15 * be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/** @page pg_iom IOM - The Input/Output Monitor
20 *
21 * The input/output monitor will handle I/O exceptions routing them to the
22 * appropriate device. It implements an API to register and deregister
23 * virtual port I/O handler and memory mapped I/O handlers. A handler is
24 * PDM devices and a set of callback functions.
25 *
26 * Port I/O (PIO) is easily trapped by ensuring IOPL is 0, thus causing \#GP(0) on
27 * any access to I/O ports. Using the dissassembler (DIS) the faulting
28 * instruction will be interpreted determing the port and if there is a handler
29 * for it. If a handler exists it will be called, else default action will be
30 * performed.
31 *
32 * Memory Mapped I/O (MMIO) is gonna be worse since there are numerous instructions
33 * which can access memory. I'm afraid we might have to emulate each
34 * instruction which faults. The Execution Monitor (EM) will provide facilities
35 * for doing this using DIS.
36 *
37 * Emulating I/O port access is less complex and sligtly faster than emulating MMIO,
38 * so in most cases we should encourage the OS to use PIO. Devices which are freqently
39 * accessed should register GC handlers to speed up execution.
40 *
41 */
42
43
44/*******************************************************************************
45* Header Files *
46*******************************************************************************/
47#define LOG_GROUP LOG_GROUP_IOM
48#include <VBox/iom.h>
49#include <VBox/cpum.h>
50#include <VBox/pgm.h>
51#include <VBox/sup.h>
52#include <VBox/mm.h>
53#include <VBox/stam.h>
54#include <VBox/dbgf.h>
55#include "IOMInternal.h"
56#include <VBox/vm.h>
57
58#include <VBox/param.h>
59#include <iprt/assert.h>
60#include <iprt/alloc.h>
61#include <iprt/string.h>
62#include <VBox/log.h>
63#include <VBox/err.h>
64
65
66/*******************************************************************************
67* Internal Functions *
68*******************************************************************************/
69static DECLCALLBACK(int) iomr3RelocateIOPortCallback(PAVLROIOPORTNODECORE pNode, void *pvUser);
70static DECLCALLBACK(int) iomr3RelocateMMIOCallback(PAVLROGCPHYSNODECORE pNode, void *pvUser);
71static DECLCALLBACK(void) iomR3IOPortInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
72static DECLCALLBACK(void) iomR3MMIOInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
73static DECLCALLBACK(int) iomR3IOPortDummyIn(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb);
74static DECLCALLBACK(int) iomR3IOPortDummyOut(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb);
75static DECLCALLBACK(int) iomR3IOPortDummyInStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, RTGCPTR *pGCPtrDst, unsigned *pcTransfer, unsigned cb);
76static DECLCALLBACK(int) iomR3IOPortDummyOutStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, RTGCPTR *pGCPtrSrc, unsigned *pcTransfer, unsigned cb);
77
78#ifdef VBOX_WITH_STATISTICS
79static const char *iomr3IOPortGetStandardName(RTIOPORT Port);
80#endif
81
82
83/**
84 * Initializes the IOM.
85 *
86 * @returns VBox status code.
87 * @param pVM The VM to operate on.
88 */
89IOMR3DECL(int) IOMR3Init(PVM pVM)
90{
91 LogFlow(("IOMR3Init:\n"));
92
93 /*
94 * Assert alignment and sizes.
95 */
96 AssertRelease(!(RT_OFFSETOF(VM, iom.s) & 31));
97 AssertRelease(sizeof(pVM->iom.s) <= sizeof(pVM->iom.padding));
98
99 /*
100 * Setup any fixed pointers and offsets.
101 */
102 pVM->iom.s.offVM = RT_OFFSETOF(VM, iom);
103
104 /*
105 * Allocate the trees structure.
106 */
107 int rc = MMHyperAlloc(pVM, sizeof(*pVM->iom.s.pTreesHC), 0, MM_TAG_IOM, (void **)&pVM->iom.s.pTreesHC);
108 if (VBOX_SUCCESS(rc))
109 {
110 pVM->iom.s.pTreesGC = MMHyperHC2GC(pVM, pVM->iom.s.pTreesHC);
111
112 /*
113 * Info.
114 */
115 DBGFR3InfoRegisterInternal(pVM, "ioport", "Dumps all IOPort ranges. No arguments.", &iomR3IOPortInfo);
116 DBGFR3InfoRegisterInternal(pVM, "mmio", "Dumps all MMIO ranges. No arguments.", &iomR3MMIOInfo);
117
118 /*
119 * Statistics.
120 */
121 STAM_REG(pVM, &pVM->iom.s.StatGCMMIOHandler, STAMTYPE_PROFILE, "/IOM/GC/MMIOHandler", STAMUNIT_TICKS_PER_CALL, "Profiling of the IOMGCMMIOHandler() body, only success calls.");
122 STAM_REG(pVM, &pVM->iom.s.StatGCMMIOFailures, STAMTYPE_COUNTER, "/IOM/GC/MMIOFailures", STAMUNIT_OCCURENCES, "Number of times IOMGCMMIOHandler() didn't service the request.");
123 STAM_REG(pVM, &pVM->iom.s.StatGCInstMov, STAMTYPE_PROFILE, "/IOM/GC/Inst/MOV", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOV instruction emulation.");
124 STAM_REG(pVM, &pVM->iom.s.StatGCInstCmp, STAMTYPE_PROFILE, "/IOM/GC/Inst/CMP", STAMUNIT_TICKS_PER_CALL, "Profiling of the CMP instruction emulation.");
125 STAM_REG(pVM, &pVM->iom.s.StatGCInstAnd, STAMTYPE_PROFILE, "/IOM/GC/Inst/AND", STAMUNIT_TICKS_PER_CALL, "Profiling of the AND instruction emulation.");
126 STAM_REG(pVM, &pVM->iom.s.StatGCInstTest, STAMTYPE_PROFILE, "/IOM/GC/Inst/TEST", STAMUNIT_TICKS_PER_CALL, "Profiling of the TEST instruction emulation.");
127 STAM_REG(pVM, &pVM->iom.s.StatGCInstXchg, STAMTYPE_PROFILE, "/IOM/GC/Inst/XCHG", STAMUNIT_TICKS_PER_CALL, "Profiling of the XCHG instruction emulation.");
128 STAM_REG(pVM, &pVM->iom.s.StatGCInstStos, STAMTYPE_PROFILE, "/IOM/GC/Inst/STOS", STAMUNIT_TICKS_PER_CALL, "Profiling of the STOS instruction emulation.");
129 STAM_REG(pVM, &pVM->iom.s.StatGCInstLods, STAMTYPE_PROFILE, "/IOM/GC/Inst/LODS", STAMUNIT_TICKS_PER_CALL, "Profiling of the LODS instruction emulation.");
130 STAM_REG(pVM, &pVM->iom.s.StatGCInstMovs, STAMTYPE_PROFILE, "/IOM/GC/Inst/MOVS", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation.");
131 STAM_REG(pVM, &pVM->iom.s.StatGCInstMovsToMMIO, STAMTYPE_PROFILE, "/IOM/GC/Inst/MOVS/ToMMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - Mem2MMIO.");
132 STAM_REG(pVM, &pVM->iom.s.StatGCInstMovsFromMMIO, STAMTYPE_PROFILE, "/IOM/GC/Inst/MOVS/FromMMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - MMIO2Mem.");
133 STAM_REG(pVM, &pVM->iom.s.StatGCInstMovsMMIO, STAMTYPE_PROFILE, "/IOM/GC/Inst/MOVS/MMIO2MMIO", STAMUNIT_TICKS_PER_CALL, "Profiling of the MOVS instruction emulation - MMIO2MMIO.");
134 STAM_REG(pVM, &pVM->iom.s.StatGCInstOther, STAMTYPE_COUNTER, "/IOM/GC/Inst/Other", STAMUNIT_OCCURENCES, "Other instructions counter.");
135 STAM_REG(pVM, &pVM->iom.s.StatGCMMIO1Byte, STAMTYPE_COUNTER, "/IOM/GC/MMIO/Access1", STAMUNIT_OCCURENCES, "MMIO access by 1 byte counter.");
136 STAM_REG(pVM, &pVM->iom.s.StatGCMMIO2Bytes, STAMTYPE_COUNTER, "/IOM/GC/MMIO/Access2", STAMUNIT_OCCURENCES, "MMIO access by 2 bytes counter.");
137 STAM_REG(pVM, &pVM->iom.s.StatGCMMIO4Bytes, STAMTYPE_COUNTER, "/IOM/GC/MMIO/Access4", STAMUNIT_OCCURENCES, "MMIO access by 4 bytes counter.");
138 STAM_REG(pVM, &pVM->iom.s.StatGCIOPortHandler, STAMTYPE_PROFILE, "/IOM/GC/PortIOHandler", STAMUNIT_TICKS_PER_CALL, "Profiling of the IOMGCPortIOHandler() body, only success calls.");
139 STAM_REG(pVM, &pVM->iom.s.StatGCInstIn, STAMTYPE_COUNTER, "/IOM/GC/Inst/In", STAMUNIT_OCCURENCES, "Counter of any IN instructions.");
140 STAM_REG(pVM, &pVM->iom.s.StatGCInstOut, STAMTYPE_COUNTER, "/IOM/GC/Inst/Out", STAMUNIT_OCCURENCES, "Counter of any OUT instructions.");
141 STAM_REG(pVM, &pVM->iom.s.StatGCInstIns, STAMTYPE_COUNTER, "/IOM/GC/Inst/Ins", STAMUNIT_OCCURENCES, "Counter of any INS instructions.");
142 STAM_REG(pVM, &pVM->iom.s.StatGCInstOuts, STAMTYPE_COUNTER, "/IOM/GC/Inst/Outs", STAMUNIT_OCCURENCES, "Counter of any OUTS instructions.");
143 }
144
145 /* Redundant, but just in case we change something in the future */
146 IOMFlushCache(pVM);
147
148 LogFlow(("IOMR3Init: returns %Vrc\n", rc));
149 return rc;
150}
151
152
153/**
154 * The VM is being reset.
155 *
156 * @param pVM VM handle.
157 */
158IOMR3DECL(void) IOMR3Reset(PVM pVM)
159{
160 IOMFlushCache(pVM);
161}
162
163
164/**
165 * Applies relocations to data and code managed by this
166 * component. This function will be called at init and
167 * whenever the VMM need to relocate it self inside the GC.
168 *
169 * The IOM will update the addresses used by the switcher.
170 *
171 * @param pVM The VM.
172 * @param offDelta Relocation delta relative to old location.
173 */
174IOMR3DECL(void) IOMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
175{
176 LogFlow(("IOMR3Relocate: offDelta=%d\n", offDelta));
177
178 /*
179 * Apply relocations to the GC callbacks.
180 */
181 pVM->iom.s.pTreesGC = MMHyperHC2GC(pVM, pVM->iom.s.pTreesHC);
182 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesHC->IOPortTreeGC, true, iomr3RelocateIOPortCallback, &offDelta);
183 RTAvlroGCPhysDoWithAll(&pVM->iom.s.pTreesHC->MMIOTreeGC, true, iomr3RelocateMMIOCallback, &offDelta);
184
185 /*
186 * Apply relocations to the cached GC handlers
187 */
188 if (pVM->iom.s.pRangeLastReadGC)
189 pVM->iom.s.pRangeLastReadGC += offDelta;
190 if (pVM->iom.s.pRangeLastWriteGC)
191 pVM->iom.s.pRangeLastWriteGC += offDelta;
192 if (pVM->iom.s.pStatsLastReadGC)
193 pVM->iom.s.pStatsLastReadGC += offDelta;
194 if (pVM->iom.s.pStatsLastWriteGC)
195 pVM->iom.s.pStatsLastWriteGC += offDelta;
196}
197
198
199/**
200 * Callback function for relocating a I/O port range.
201 *
202 * @returns 0 (continue enum)
203 * @param pNode Pointer to a IOMIOPORTRANGEGC node.
204 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
205 * not certain the delta will fit in a void pointer for all possible configs.
206 */
207static DECLCALLBACK(int) iomr3RelocateIOPortCallback(PAVLROIOPORTNODECORE pNode, void *pvUser)
208{
209 PIOMIOPORTRANGEGC pRange = (PIOMIOPORTRANGEGC)pNode;
210 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
211
212 Assert(pRange->pDevIns);
213 pRange->pDevIns += offDelta;
214 if (pRange->pfnOutCallback)
215 pRange->pfnOutCallback += offDelta;
216 if (pRange->pfnInCallback)
217 pRange->pfnInCallback += offDelta;
218 if (pRange->pfnOutStrCallback)
219 pRange->pfnOutStrCallback += offDelta;
220 if (pRange->pfnInStrCallback)
221 pRange->pfnInStrCallback += offDelta;
222 /** @todo IOMIOPORTRANGEGC::pvUser hack - relocate if 64KB or higher. This hack should be removed! */
223 if (pRange->pvUser > _64K)
224 pRange->pvUser += offDelta;
225 return 0;
226}
227
228
229/**
230 * Callback function for relocating a MMIO range.
231 *
232 * @returns 0 (continue enum)
233 * @param pNode Pointer to a IOMMMIORANGEGC node.
234 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
235 * not certain the delta will fit in a void pointer for all possible configs.
236 */
237static DECLCALLBACK(int) iomr3RelocateMMIOCallback(PAVLROGCPHYSNODECORE pNode, void *pvUser)
238{
239 PIOMMMIORANGEGC pRange = (PIOMMMIORANGEGC)pNode;
240 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
241
242 Assert(pRange->pDevIns);
243 pRange->pDevIns += offDelta;
244
245 if (pRange->pfnWriteCallback)
246 pRange->pfnWriteCallback += offDelta;
247 if (pRange->pfnReadCallback)
248 pRange->pfnReadCallback += offDelta;
249 if (pRange->pfnFillCallback)
250 pRange->pfnFillCallback += offDelta;
251 /** @todo IOMMMIORANGEGC::pvUser hack - relocate if 64KB or higher. This hack should be removed! */
252 if (pRange->pvUser > _64K)
253 pRange->pvUser += offDelta;
254 return 0;
255}
256
257
258/**
259 * Terminates the IOM.
260 *
261 * Termination means cleaning up and freeing all resources,
262 * the VM it self is at this point powered off or suspended.
263 *
264 * @returns VBox status code.
265 * @param pVM The VM to operate on.
266 */
267IOMR3DECL(int) IOMR3Term(PVM pVM)
268{
269 /*
270 * IOM is not owning anything but automatically freed resources,
271 * so there's nothing to do here.
272 */
273 return VINF_SUCCESS;
274}
275
276
277#ifdef VBOX_WITH_STATISTICS
278/**
279 * Create the statistics node for an I/O port.
280 *
281 * @returns Pointer to new stats node.
282 *
283 * @param pVM VM handle.
284 * @param Port Port.
285 * @param pszDesc Description.
286 */
287PIOMIOPORTSTATS iomr3IOPortStatsCreate(PVM pVM, RTIOPORT Port, const char *pszDesc)
288{
289 /* check if it already exists. */
290 PIOMIOPORTSTATS pPort = (PIOMIOPORTSTATS)RTAvloIOPortGet(&pVM->iom.s.pTreesHC->IOPortStatTree, Port);
291 if (pPort)
292 return pPort;
293
294 /* allocate stats node. */
295 int rc = MMHyperAlloc(pVM, sizeof(*pPort), 0, MM_TAG_IOM_STATS, (void **)&pPort);
296 AssertRC(rc);
297 if (VBOX_SUCCESS(rc))
298 {
299 /* insert into the tree. */
300 pPort->Core.Key = Port;
301 if (RTAvloIOPortInsert(&pVM->iom.s.pTreesHC->IOPortStatTree, &pPort->Core))
302 {
303 /* put a name on common ports. */
304 if (!pszDesc)
305 pszDesc = iomr3IOPortGetStandardName(Port);
306
307 /* register the statistics counters. */
308 char szName[64];
309 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-In-R3", Port);
310 rc = STAMR3Register(pVM, &pPort->InR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
311 AssertRC(rc);
312
313 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-Out-R3", Port);
314 rc = STAMR3Register(pVM, &pPort->OutR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
315 AssertRC(rc);
316
317 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-In-GC", Port);
318 rc = STAMR3Register(pVM, &pPort->InGC, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
319 AssertRC(rc);
320
321 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-Out-GC", Port);
322 rc = STAMR3Register(pVM, &pPort->OutGC, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
323 AssertRC(rc);
324
325 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-In-GC-2-R3", Port);
326 rc = STAMR3Register(pVM, &pPort->InGCToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
327 AssertRC(rc);
328
329 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-Out-GC-2-R3", Port);
330 rc = STAMR3Register(pVM, &pPort->OutGCToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
331 AssertRC(rc);
332
333 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-In-R0", Port);
334 rc = STAMR3Register(pVM, &pPort->InR0, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
335 AssertRC(rc);
336
337 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-Out-R0", Port);
338 rc = STAMR3Register(pVM, &pPort->OutR0, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
339 AssertRC(rc);
340
341 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-In-R0-2-R3", Port);
342 rc = STAMR3Register(pVM, &pPort->InR0ToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
343 AssertRC(rc);
344
345 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-Out-R0-2-R3", Port);
346 rc = STAMR3Register(pVM, &pPort->OutR0ToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
347 AssertRC(rc);
348
349 /* Profiling */
350 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-In-R3/Prof", Port);
351 rc = STAMR3Register(pVM, &pPort->ProfInR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
352 AssertRC(rc);
353
354 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-Out-R3/Prof", Port);
355 rc = STAMR3Register(pVM, &pPort->ProfOutR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
356 AssertRC(rc);
357
358 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-In-GC/Prof", Port);
359 rc = STAMR3Register(pVM, &pPort->ProfInGC, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
360 AssertRC(rc);
361
362 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-Out-GC/Prof", Port);
363 rc = STAMR3Register(pVM, &pPort->ProfOutGC, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
364 AssertRC(rc);
365
366 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-In-R0/Prof", Port);
367 rc = STAMR3Register(pVM, &pPort->ProfInR0, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
368 AssertRC(rc);
369
370 RTStrPrintf(szName, sizeof(szName), "/IOM/Ports/%04x-Out-R0/Prof", Port);
371 rc = STAMR3Register(pVM, &pPort->ProfOutR0, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
372 AssertRC(rc);
373
374 return pPort;
375 }
376 AssertMsgFailed(("what! Port=%d\n", Port));
377 MMHyperFree(pVM, pPort);
378 }
379 return NULL;
380}
381
382
383/**
384 * Create the statistics node for an MMIO address.
385 *
386 * @returns Pointer to new stats node.
387 *
388 * @param pVM VM handle.
389 * @param GCPhys The address.
390 * @param pszDesc Description.
391 */
392PIOMMMIOSTATS iomR3MMIOStatsCreate(PVM pVM, RTGCPHYS GCPhys, const char *pszDesc)
393{
394 /* check if it already exists. */
395 PIOMMMIOSTATS pStats = (PIOMMMIOSTATS)RTAvloGCPhysGet(&pVM->iom.s.pTreesHC->MMIOStatTree, GCPhys);
396 if (pStats)
397 return pStats;
398#if 1
399 /* allocate stats node. */
400 int rc = MMHyperAlloc(pVM, sizeof(*pStats), 0, MM_TAG_IOM_STATS, (void **)&pStats);
401 AssertRC(rc);
402 if (VBOX_SUCCESS(rc))
403 {
404 /* insert into the tree. */
405 pStats->Core.Key = GCPhys;
406 if (RTAvloGCPhysInsert(&pVM->iom.s.pTreesHC->MMIOStatTree, &pStats->Core))
407 {
408 /* register the statistics counters. */
409 char szName[64];
410 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Read-R3", GCPhys);
411 rc = STAMR3Register(pVM, &pStats->ReadR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
412 AssertRC(rc);
413
414 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Write-R3", GCPhys);
415 rc = STAMR3Register(pVM, &pStats->WriteR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
416 AssertRC(rc);
417
418 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Read-GC", GCPhys);
419 rc = STAMR3Register(pVM, &pStats->ReadGC, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
420 AssertRC(rc);
421
422 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Write-GC", GCPhys);
423 rc = STAMR3Register(pVM, &pStats->WriteGC, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
424 AssertRC(rc);
425
426 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Read-GC-2-R3", GCPhys);
427 rc = STAMR3Register(pVM, &pStats->ReadGCToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
428 AssertRC(rc);
429
430 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Write-GC-2-R3", GCPhys);
431 rc = STAMR3Register(pVM, &pStats->WriteGCToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
432 AssertRC(rc);
433
434 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Read-R0", GCPhys);
435 rc = STAMR3Register(pVM, &pStats->ReadR0, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
436 AssertRC(rc);
437
438 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Write-R0", GCPhys);
439 rc = STAMR3Register(pVM, &pStats->WriteR0, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
440 AssertRC(rc);
441
442 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Read-R0-2-R3", GCPhys);
443 rc = STAMR3Register(pVM, &pStats->ReadR0ToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
444 AssertRC(rc);
445
446 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Write-R0-2-R3", GCPhys);
447 rc = STAMR3Register(pVM, &pStats->WriteR0ToR3, STAMTYPE_COUNTER, STAMVISIBILITY_USED, szName, STAMUNIT_OCCURENCES, pszDesc);
448 AssertRC(rc);
449
450 /* Profiling */
451 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Read-R3/Prof", GCPhys);
452 rc = STAMR3Register(pVM, &pStats->ProfReadR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
453 AssertRC(rc);
454
455 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Write-R3/Prof", GCPhys);
456 rc = STAMR3Register(pVM, &pStats->ProfWriteR3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
457 AssertRC(rc);
458
459 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Read-GC/Prof", GCPhys);
460 rc = STAMR3Register(pVM, &pStats->ProfReadGC, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
461 AssertRC(rc);
462
463 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Write-GC/Prof", GCPhys);
464 rc = STAMR3Register(pVM, &pStats->ProfWriteGC, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
465 AssertRC(rc);
466
467 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Read-R0/Prof", GCPhys);
468 rc = STAMR3Register(pVM, &pStats->ProfReadR0, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
469 AssertRC(rc);
470
471 RTStrPrintf(szName, sizeof(szName), "/IOM/MMIO/%RGp-Write-R0/Prof", GCPhys);
472 rc = STAMR3Register(pVM, &pStats->ProfWriteR0, STAMTYPE_PROFILE, STAMVISIBILITY_USED, szName, STAMUNIT_TICKS_PER_CALL, pszDesc);
473 AssertRC(rc);
474
475 return pStats;
476 }
477 AssertMsgFailed(("what! GCPhys=%RGp\n", GCPhys));
478 MMHyperFree(pVM, pStats);
479 }
480#endif
481 return NULL;
482}
483#endif /* VBOX_WITH_STATISTICS */
484
485
486/**
487 * Registers a I/O port ring-3 handler.
488 *
489 * This API is called by PDM on behalf of a device. Devices must first register
490 * ring-3 ranges before any GC and R0 ranges can be registerd using IOMIOPortRegisterGC()
491 * and IOMIOPortRegisterR0().
492 *
493 *
494 * @returns VBox status code.
495 *
496 * @param pVM VM handle.
497 * @param pDevIns PDM device instance owning the port range.
498 * @param PortStart First port number in the range.
499 * @param cPorts Number of ports to register.
500 * @param pvUser User argument for the callbacks.
501 * @param pfnOutCallback Pointer to function which is gonna handle OUT operations in R3.
502 * @param pfnInCallback Pointer to function which is gonna handle IN operations in R3.
503 * @param pfnOutStrCallback Pointer to function which is gonna handle string OUT operations in R3.
504 * @param pfnInStrCallback Pointer to function which is gonna handle string IN operations in R3.
505 * @param pszDesc Pointer to description string. This must not be freed.
506 */
507IOMR3DECL(int) IOMR3IOPortRegisterR3(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts, RTHCPTR pvUser,
508 R3PTRTYPE(PFNIOMIOPORTOUT) pfnOutCallback, R3PTRTYPE(PFNIOMIOPORTIN) pfnInCallback,
509 R3PTRTYPE(PFNIOMIOPORTOUTSTRING) pfnOutStrCallback, R3PTRTYPE(PFNIOMIOPORTINSTRING) pfnInStrCallback, const char *pszDesc)
510{
511 LogFlow(("IOMR3IOPortRegisterR3: pDevIns=%p PortStart=%#x cPorts=%#x pvUser=%VHv pfnOutCallback=%#x pfnInCallback=%#x pfnOutStrCallback=%#x pfnInStrCallback=%#x pszDesc=%s\n",
512 pDevIns, PortStart, cPorts, pvUser, pfnOutCallback, pfnInCallback, pszDesc, pfnOutStrCallback, pfnInStrCallback));
513
514 /*
515 * Validate input.
516 */
517 if ( (RTUINT)PortStart + cPorts <= (RTUINT)PortStart
518 || (RTUINT)PortStart + cPorts > 0x10000)
519 {
520 AssertMsgFailed(("Invalid port range %#x-%#x (inclusive)! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
521 return VERR_IOM_INVALID_IOPORT_RANGE;
522 }
523 if (!pfnOutCallback && !pfnInCallback)
524 {
525 AssertMsgFailed(("no handlers specfied for %#x-%#x (inclusive)! (%s)\n", PortStart, (RTUINT)PortStart + (cPorts - 1), pszDesc));
526 return VERR_INVALID_PARAMETER;
527 }
528 if (!pfnOutCallback)
529 pfnOutCallback = iomR3IOPortDummyOut;
530 if (!pfnInCallback)
531 pfnInCallback = iomR3IOPortDummyIn;
532 if (!pfnOutStrCallback)
533 pfnOutStrCallback = iomR3IOPortDummyOutStr;
534 if (!pfnInStrCallback)
535 pfnInStrCallback = iomR3IOPortDummyInStr;
536
537 /* Flush the IO port lookup cache */
538 IOMFlushCache(pVM);
539
540 /*
541 * Allocate new range record and initialize it.
542 */
543 PIOMIOPORTRANGER3 pRange;
544 int rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
545 if (VBOX_SUCCESS(rc))
546 {
547 pRange->Core.Key = PortStart;
548 pRange->Core.KeyLast = PortStart + (cPorts - 1);
549 pRange->Port = PortStart;
550 pRange->cPorts = cPorts;
551 pRange->pvUser = pvUser;
552 pRange->pDevIns = pDevIns;
553 pRange->pfnOutCallback = pfnOutCallback;
554 pRange->pfnInCallback = pfnInCallback;
555 pRange->pfnOutStrCallback = pfnOutStrCallback;
556 pRange->pfnInStrCallback = pfnInStrCallback;
557 pRange->pszDesc = pszDesc;
558
559 /*
560 * Try Insert it.
561 */
562 if (RTAvlroIOPortInsert(&pVM->iom.s.pTreesHC->IOPortTreeR3, &pRange->Core))
563 {
564 #ifdef VBOX_WITH_STATISTICS
565 for (unsigned iPort = 0; iPort < cPorts; iPort++)
566 iomr3IOPortStatsCreate(pVM, PortStart + iPort, pszDesc);
567 #endif
568 return VINF_SUCCESS;
569 }
570
571 /* conflict. */
572 DBGFR3Info(pVM, "ioport", NULL, NULL);
573 AssertMsgFailed(("Port range %#x-%#x (%s) conflicts with existing range(s)!\n", PortStart, (unsigned)PortStart + cPorts - 1, pszDesc));
574 MMHyperFree(pVM, pRange);
575 rc = VERR_IOM_IOPORT_RANGE_CONFLICT;
576 }
577
578 return rc;
579}
580
581
582/**
583 * Deregisters a I/O Port range.
584 *
585 * The specified range must be registered using IOMR3IOPortRegister previous to
586 * this call. The range does can be a smaller part of the range specified to
587 * IOMR3IOPortRegister, but it can never be larger.
588 *
589 * This function will remove GC, R0 and R3 context port handlers for this range.
590 *
591 * @returns VBox status code.
592 *
593 * @param pVM The virtual machine.
594 * @param pDevIns The device instance associated with the range.
595 * @param PortStart First port number in the range.
596 * @param cPorts Number of ports to remove starting at PortStart.
597 *
598 * @remark This function mainly for PCI PnP Config and will not do
599 * all the checks you might expect it to do.
600 */
601IOMR3DECL(int) IOMR3IOPortDeregister(PVM pVM, PPDMDEVINS pDevIns, RTIOPORT PortStart, RTUINT cPorts)
602{
603 LogFlow(("IOMR3IOPortDeregister: pDevIns=%p PortStart=%#x cPorts=%#x\n", pDevIns, PortStart, cPorts));
604
605 /*
606 * Validate input.
607 */
608 if ( (RTUINT)PortStart + cPorts < (RTUINT)PortStart
609 || (RTUINT)PortStart + cPorts > 0x10000)
610 {
611 AssertMsgFailed(("Invalid port range %#x-%#x!\n", PortStart, (unsigned)PortStart + cPorts - 1));
612 return VERR_IOM_INVALID_IOPORT_RANGE;
613 }
614
615 /* Flush the IO port lookup cache */
616 IOMFlushCache(pVM);
617
618 /*
619 * Check ownership.
620 */
621 RTIOPORT PortLast = PortStart + (cPorts - 1);
622 RTIOPORT Port = PortStart;
623 while (Port <= PortLast && Port >= PortStart)
624 {
625 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesHC->IOPortTreeR3, Port);
626 if (pRange)
627 {
628 Assert(Port <= pRange->Core.KeyLast);
629#ifndef IOM_NO_PDMINS_CHECKS
630 if (pRange->pDevIns != pDevIns)
631 {
632 AssertMsgFailed(("Removal of ports in range %#x-%#x rejected because not owner of %#x-%#x (%s)\n",
633 PortStart, PortLast, pRange->Core.Key, pRange->Core.KeyLast, pRange->pszDesc));
634 return VERR_IOM_NOT_IOPORT_RANGE_OWNER;
635 }
636#endif /* !IOM_NO_PDMINS_CHECKS */
637 Port = pRange->Core.KeyLast;
638 }
639 Port++;
640 }
641
642 /*
643 * Remove any GC ranges first.
644 */
645 int rc = VINF_SUCCESS;
646 Port = PortStart;
647 while (Port <= PortLast && Port >= PortStart)
648 {
649 /*
650 * Try find range.
651 */
652 PIOMIOPORTRANGEGC pRange = (PIOMIOPORTRANGEGC)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesHC->IOPortTreeGC, Port);
653 if (pRange)
654 {
655 if ( pRange->Core.Key == Port
656 && pRange->Core.KeyLast <= PortLast)
657 {
658 /*
659 * Kick out the entire range.
660 */
661 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesHC->IOPortTreeGC, Port);
662 Assert(pv == (void *)pRange); NOREF(pv);
663 Port += pRange->cPorts;
664 MMHyperFree(pVM, pRange);
665 }
666 else if (pRange->Core.Key == Port)
667 {
668 /*
669 * Cut of the head of the range, done.
670 */
671 pRange->cPorts -= Port - pRange->Port;
672 pRange->Core.Key = Port;
673 pRange->Port = Port;
674 break;
675 }
676 else if (pRange->Core.KeyLast <= PortLast)
677 {
678 /*
679 * Just cut of the tail.
680 */
681 unsigned c = pRange->Core.KeyLast - Port + 1;
682 pRange->Core.KeyLast -= c;
683 pRange->cPorts -= c;
684 Port += c;
685 }
686 else
687 {
688 /*
689 * Split the range, done.
690 */
691 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
692 /* create tail. */
693 PIOMIOPORTRANGEGC pRangeNew;
694 int rc = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
695 if (VBOX_FAILURE(rc))
696 return rc;
697
698 *pRangeNew = *pRange;
699 pRangeNew->Core.Key = PortLast;
700 pRangeNew->Port = PortLast;
701 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
702
703 /* adjust head */
704 pRange->Core.KeyLast = Port - 1;
705 pRange->cPorts = Port - pRange->Port;
706
707 /* insert */
708 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesHC->IOPortTreeGC, &pRangeNew->Core))
709 {
710 AssertMsgFailed(("This cannot happen!\n"));
711 MMHyperFree(pVM, pRangeNew);
712 rc = VERR_INTERNAL_ERROR;
713 }
714 break;
715 }
716 }
717 else /* next port */
718 Port++;
719 } /* for all ports - GC. */
720
721
722 /*
723 * Remove any R0 ranges first.
724 */
725 rc = VINF_SUCCESS;
726 Port = PortStart;
727 while (Port <= PortLast && Port >= PortStart)
728 {
729 /*
730 * Try find range.
731 */
732 PIOMIOPORTRANGER0 pRange = (PIOMIOPORTRANGER0)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesHC->IOPortTreeR0, Port);
733 if (pRange)
734 {
735 if ( pRange->Core.Key == Port
736 && pRange->Core.KeyLast <= PortLast)
737 {
738 /*
739 * Kick out the entire range.
740 */
741 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesHC->IOPortTreeR0, Port);
742 Assert(pv == (void *)pRange); NOREF(pv);
743 Port += pRange->cPorts;
744 MMHyperFree(pVM, pRange);
745 }
746 else if (pRange->Core.Key == Port)
747 {
748 /*
749 * Cut of the head of the range, done.
750 */
751 pRange->cPorts -= Port - pRange->Port;
752 pRange->Core.Key = Port;
753 pRange->Port = Port;
754 break;
755 }
756 else if (pRange->Core.KeyLast <= PortLast)
757 {
758 /*
759 * Just cut of the tail.
760 */
761 unsigned c = pRange->Core.KeyLast - Port + 1;
762 pRange->Core.KeyLast -= c;
763 pRange->cPorts -= c;
764 Port += c;
765 }
766 else
767 {
768 /*
769 * Split the range, done.
770 */
771 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
772 /* create tail. */
773 PIOMIOPORTRANGER0 pRangeNew;
774 int rc = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
775 if (VBOX_FAILURE(rc))
776 return rc;
777
778 *pRangeNew = *pRange;
779 pRangeNew->Core.Key = PortLast;
780 pRangeNew->Port = PortLast;
781 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
782
783 /* adjust head */
784 pRange->Core.KeyLast = Port - 1;
785 pRange->cPorts = Port - pRange->Port;
786
787 /* insert */
788 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesHC->IOPortTreeR0, &pRangeNew->Core))
789 {
790 AssertMsgFailed(("This cannot happen!\n"));
791 MMHyperFree(pVM, pRangeNew);
792 rc = VERR_INTERNAL_ERROR;
793 }
794 break;
795 }
796 }
797 else /* next port */
798 Port++;
799 } /* for all ports - R0. */
800
801 /*
802 * And the same procedure for ring-3 ranges.
803 */
804 Port = PortStart;
805 while (Port <= PortLast && Port >= PortStart)
806 {
807 /*
808 * Try find range.
809 */
810 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)RTAvlroIOPortRangeGet(&pVM->iom.s.pTreesHC->IOPortTreeR3, Port);
811 if (pRange)
812 {
813 if ( pRange->Core.Key == Port
814 && pRange->Core.KeyLast <= PortLast)
815 {
816 /*
817 * Kick out the entire range.
818 */
819 void *pv = RTAvlroIOPortRemove(&pVM->iom.s.pTreesHC->IOPortTreeR3, Port);
820 Assert(pv == (void *)pRange); NOREF(pv);
821 Port += pRange->cPorts;
822 MMHyperFree(pVM, pRange);
823 }
824 else if (pRange->Core.Key == Port)
825 {
826 /*
827 * Cut of the head of the range, done.
828 */
829 pRange->cPorts -= Port - pRange->Port;
830 pRange->Core.Key = Port;
831 pRange->Port = Port;
832 break;
833 }
834 else if (pRange->Core.KeyLast <= PortLast)
835 {
836 /*
837 * Just cut of the tail.
838 */
839 unsigned c = pRange->Core.KeyLast - Port + 1;
840 pRange->Core.KeyLast -= c;
841 pRange->cPorts -= c;
842 Port += c;
843 }
844 else
845 {
846 /*
847 * Split the range, done.
848 */
849 Assert(pRange->Core.KeyLast > PortLast && pRange->Core.Key < Port);
850 /* create tail. */
851 PIOMIOPORTRANGER3 pRangeNew;
852 int rc = MMHyperAlloc(pVM, sizeof(*pRangeNew), 0, MM_TAG_IOM, (void **)&pRangeNew);
853 if (VBOX_FAILURE(rc))
854 return rc;
855
856 *pRangeNew = *pRange;
857 pRangeNew->Core.Key = PortLast;
858 pRangeNew->Port = PortLast;
859 pRangeNew->cPorts = pRangeNew->Core.KeyLast - PortLast + 1;
860
861 /* adjust head */
862 pRange->Core.KeyLast = Port - 1;
863 pRange->cPorts = Port - pRange->Port;
864
865 /* insert */
866 if (!RTAvlroIOPortInsert(&pVM->iom.s.pTreesHC->IOPortTreeR3, &pRangeNew->Core))
867 {
868 AssertMsgFailed(("This cannot happen!\n"));
869 MMHyperFree(pVM, pRangeNew);
870 rc = VERR_INTERNAL_ERROR;
871 }
872 break;
873 }
874 }
875 else /* next port */
876 Port++;
877 } /* for all ports - ring-3. */
878
879 /* done */
880 return rc;
881}
882
883
884/**
885 * Dummy Port I/O Handler for IN operations.
886 *
887 * @returns VBox status code.
888 *
889 * @param pDevIns The device instance.
890 * @param pvUser User argument.
891 * @param Port Port number used for the IN operation.
892 * @param pu32 Where to store the result.
893 * @param cb Number of bytes read.
894 */
895static DECLCALLBACK(int) iomR3IOPortDummyIn(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb)
896{
897 switch (cb)
898 {
899 case 1: *pu32 = 0xff; break;
900 case 2: *pu32 = 0xffff; break;
901 case 4: *pu32 = 0xffffffff; break;
902 default:
903 AssertReleaseMsgFailed(("cb=%d\n", cb));
904 return VERR_INTERNAL_ERROR;
905 }
906 return VINF_SUCCESS;
907}
908
909
910/**
911 * Dummy Port I/O Handler for string IN operations.
912 *
913 * @returns VBox status code.
914 *
915 * @param pDevIns The device instance.
916 * @param pvUser User argument.
917 * @param Port Port number used for the string IN operation.
918 * @param pGCPtrDst Pointer to the destination buffer (GC, incremented appropriately).
919 * @param pcTransfer Pointer to the number of transfer units to read, on return remaining transfer units.
920 * @param cb Size of the transfer unit (1, 2 or 4 bytes).
921 */
922static DECLCALLBACK(int) iomR3IOPortDummyInStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, RTGCPTR *pGCPtrDst, unsigned *pcTransfer, unsigned cb)
923{
924 return VINF_SUCCESS;
925}
926
927
928/**
929 * Dummy Port I/O Handler for OUT operations.
930 *
931 * @returns VBox status code.
932 *
933 * @param pDevIns The device instance.
934 * @param pvUser User argument.
935 * @param Port Port number used for the OUT operation.
936 * @param u32 The value to output.
937 * @param cb The value size in bytes.
938 */
939static DECLCALLBACK(int) iomR3IOPortDummyOut(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb)
940{
941 return VINF_SUCCESS;
942}
943
944
945/**
946 * Dummy Port I/O Handler for string OUT operations.
947 *
948 * @returns VBox status code.
949 *
950 * @param pDevIns The device instance.
951 * @param pvUser User argument.
952 * @param Port Port number used for the string OUT operation.
953 * @param pGCPtrSrc Pointer to the source buffer (GC, incremented appropriately).
954 * @param pcTransfer Pointer to the number of transfer units to write, on return remaining transfer units.
955 * @param cb Size of the transfer unit (1, 2 or 4 bytes).
956 */
957static DECLCALLBACK(int) iomR3IOPortDummyOutStr(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, RTGCPTR *pGCPtrSrc, unsigned *pcTransfer, unsigned cb)
958{
959 return VINF_SUCCESS;
960}
961
962
963/**
964 * Display a single I/O port ring-3 range.
965 *
966 * @returns 0
967 * @param pNode Pointer to I/O port HC range.
968 * @param pvUser Pointer to info output callback structure.
969 */
970static DECLCALLBACK(int) iomR3IOPortInfoOneR3(PAVLROIOPORTNODECORE pNode, void *pvUser)
971{
972 PIOMIOPORTRANGER3 pRange = (PIOMIOPORTRANGER3)pNode;
973 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
974 pHlp->pfnPrintf(pHlp,
975 "%04x-%04x %VHv %VHv %VHv %VHv %s\n",
976 pRange->Core.Key,
977 pRange->Core.KeyLast,
978 pRange->pDevIns,
979 pRange->pfnInCallback,
980 pRange->pfnOutCallback,
981 pRange->pvUser,
982 pRange->pszDesc);
983 return 0;
984}
985
986
987/**
988 * Display a single I/O port GC range.
989 *
990 * @returns 0
991 * @param pNode Pointer to IOPORT GC range.
992 * @param pvUser Pointer to info output callback structure.
993 */
994static DECLCALLBACK(int) iomR3IOPortInfoOneGC(PAVLROIOPORTNODECORE pNode, void *pvUser)
995{
996 PIOMIOPORTRANGEGC pRange = (PIOMIOPORTRANGEGC)pNode;
997 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
998 pHlp->pfnPrintf(pHlp,
999 "%04x-%04x %VGv %VGv %VGv %VGv %s\n",
1000 pRange->Core.Key,
1001 pRange->Core.KeyLast,
1002 pRange->pDevIns,
1003 pRange->pfnInCallback,
1004 pRange->pfnOutCallback,
1005 pRange->pvUser,
1006 pRange->pszDesc);
1007 return 0;
1008}
1009
1010
1011/**
1012 * Display all registered I/O port ranges.
1013 *
1014 * @param pVM VM Handle.
1015 * @param pHlp The info helpers.
1016 * @param pszArgs Arguments, ignored.
1017 */
1018static DECLCALLBACK(void) iomR3IOPortInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1019{
1020 NOREF(pszArgs);
1021 pHlp->pfnPrintf(pHlp,
1022 "I/O Port R3 ranges (pVM=%p)\n"
1023 "Range %.*s %.*s %.*s %.*s Description\n",
1024 pVM,
1025 sizeof(RTHCPTR) * 2, "pDevIns ",
1026 sizeof(RTHCPTR) * 2, "In ",
1027 sizeof(RTHCPTR) * 2, "Out ",
1028 sizeof(RTHCPTR) * 2, "pvUser ");
1029 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesHC->IOPortTreeR3, true, iomR3IOPortInfoOneR3, (void *)pHlp);
1030
1031 pHlp->pfnPrintf(pHlp,
1032 "I/O Port R0 ranges (pVM=%p)\n"
1033 "Range %.*s %.*s %.*s %.*s Description\n",
1034 pVM,
1035 sizeof(RTHCPTR) * 2, "pDevIns ",
1036 sizeof(RTHCPTR) * 2, "In ",
1037 sizeof(RTHCPTR) * 2, "Out ",
1038 sizeof(RTHCPTR) * 2, "pvUser ");
1039 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesHC->IOPortTreeR0, true, iomR3IOPortInfoOneR3, (void *)pHlp);
1040
1041 pHlp->pfnPrintf(pHlp,
1042 "I/O Port GC ranges (pVM=%p)\n"
1043 "Range %.*s %.*s %.*s %.*s Description\n",
1044 pVM,
1045 sizeof(RTGCPTR) * 2, "pDevIns ",
1046 sizeof(RTGCPTR) * 2, "In ",
1047 sizeof(RTGCPTR) * 2, "Out ",
1048 sizeof(RTGCPTR) * 2, "pvUser ");
1049 RTAvlroIOPortDoWithAll(&pVM->iom.s.pTreesHC->IOPortTreeGC, true, iomR3IOPortInfoOneGC, (void *)pHlp);
1050
1051 if (pVM->iom.s.pRangeLastReadGC)
1052 {
1053 PIOMIOPORTRANGEGC pRange = (PIOMIOPORTRANGEGC)MMHyperGC2HC(pVM, pVM->iom.s.pRangeLastReadGC);
1054 pHlp->pfnPrintf(pHlp, "GC Read Ports: %#04x-%#04x %VGv %s\n",
1055 pRange->Port, pRange->Port + pRange->cPorts, pVM->iom.s.pRangeLastReadGC, pRange->pszDesc);
1056 }
1057 if (pVM->iom.s.pStatsLastReadGC)
1058 {
1059 PIOMIOPORTSTATS pRange = (PIOMIOPORTSTATS)MMHyperGC2HC(pVM, pVM->iom.s.pStatsLastReadGC);
1060 pHlp->pfnPrintf(pHlp, "GC Read Stats: %#04x %VGv\n",
1061 pRange->Core.Key, pVM->iom.s.pStatsLastReadGC);
1062 }
1063
1064 if (pVM->iom.s.pRangeLastWriteGC)
1065 {
1066 PIOMIOPORTRANGEGC pRange = (PIOMIOPORTRANGEGC)MMHyperGC2HC(pVM, pVM->iom.s.pRangeLastWriteGC);
1067 pHlp->pfnPrintf(pHlp, "GC Write Ports: %#04x-%#04x %VGv %s\n",
1068 pRange->Port, pRange->Port + pRange->cPorts, pVM->iom.s.pRangeLastWriteGC, pRange->pszDesc);
1069 }
1070 if (pVM->iom.s.pStatsLastWriteGC)
1071 {
1072 PIOMIOPORTSTATS pRange = (PIOMIOPORTSTATS)MMHyperGC2HC(pVM, pVM->iom.s.pStatsLastWriteGC);
1073 pHlp->pfnPrintf(pHlp, "GC Write Stats: %#04x %VGv\n",
1074 pRange->Core.Key, pVM->iom.s.pStatsLastWriteGC);
1075 }
1076
1077 if (pVM->iom.s.pRangeLastReadR3)
1078 {
1079 PIOMIOPORTRANGER3 pRange = pVM->iom.s.pRangeLastReadR3;
1080 pHlp->pfnPrintf(pHlp, "HC Read Ports: %#04x-%#04x %VGv %s\n",
1081 pRange->Port, pRange->Port + pRange->cPorts, pRange, pRange->pszDesc);
1082 }
1083 if (pVM->iom.s.pStatsLastReadR3)
1084 {
1085 PIOMIOPORTSTATS pRange = pVM->iom.s.pStatsLastReadR3;
1086 pHlp->pfnPrintf(pHlp, "HC Read Stats: %#04x %VGv\n",
1087 pRange->Core.Key, pRange);
1088 }
1089
1090 if (pVM->iom.s.pRangeLastWriteR3)
1091 {
1092 PIOMIOPORTRANGER3 pRange = pVM->iom.s.pRangeLastWriteR3;
1093 pHlp->pfnPrintf(pHlp, "HC Write Ports: %#04x-%#04x %VGv %s\n",
1094 pRange->Port, pRange->Port + pRange->cPorts, pRange, pRange->pszDesc);
1095 }
1096 if (pVM->iom.s.pStatsLastWriteR3)
1097 {
1098 PIOMIOPORTSTATS pRange = pVM->iom.s.pStatsLastWriteR3;
1099 pHlp->pfnPrintf(pHlp, "HC Write Stats: %#04x %VGv\n",
1100 pRange->Core.Key, pRange);
1101 }
1102
1103 if (pVM->iom.s.pRangeLastReadR0)
1104 {
1105 PIOMIOPORTRANGER0 pRange = pVM->iom.s.pRangeLastReadR0;
1106 pHlp->pfnPrintf(pHlp, "R0 Read Ports: %#04x-%#04x %VGv %s\n",
1107 pRange->Port, pRange->Port + pRange->cPorts, pRange, pRange->pszDesc);
1108 }
1109 if (pVM->iom.s.pStatsLastReadR0)
1110 {
1111 PIOMIOPORTSTATS pRange = pVM->iom.s.pStatsLastReadR0;
1112 pHlp->pfnPrintf(pHlp, "R0 Read Stats: %#04x %VGv\n",
1113 pRange->Core.Key, pRange);
1114 }
1115
1116 if (pVM->iom.s.pRangeLastWriteR0)
1117 {
1118 PIOMIOPORTRANGER0 pRange = pVM->iom.s.pRangeLastWriteR0;
1119 pHlp->pfnPrintf(pHlp, "R0 Write Ports: %#04x-%#04x %VGv %s\n",
1120 pRange->Port, pRange->Port + pRange->cPorts, pRange, pRange->pszDesc);
1121 }
1122 if (pVM->iom.s.pStatsLastWriteR0)
1123 {
1124 PIOMIOPORTSTATS pRange = pVM->iom.s.pStatsLastWriteR0;
1125 pHlp->pfnPrintf(pHlp, "R0 Write Stats: %#04x %VGv\n",
1126 pRange->Core.Key, pRange);
1127 }
1128}
1129
1130
1131/**
1132 * Registers a Memory Mapped I/O R3 handler.
1133 *
1134 * This API is called by PDM on behalf of a device. Devices must register ring-3 ranges
1135 * before any GC and R0 ranges can be registered using IOMMMIORegisterGC() and IOMMMIORegisterR0().
1136 *
1137 * @returns VBox status code.
1138 *
1139 * @param pVM VM handle.
1140 * @param pDevIns PDM device instance owning the MMIO range.
1141 * @param GCPhysStart First physical address in the range.
1142 * @param cbRange The size of the range (in bytes).
1143 * @param pvUser User argument for the callbacks.
1144 * @param pfnWriteCallback Pointer to function which is gonna handle Write operations.
1145 * @param pfnReadCallback Pointer to function which is gonna handle Read operations.
1146 * @param pfnFillCallback Pointer to function which is gonna handle Fill/memset operations.
1147 * @param pszDesc Pointer to description string. This must not be freed.
1148 */
1149IOMR3DECL(int) IOMR3MMIORegisterR3(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTHCPTR pvUser,
1150 R3PTRTYPE(PFNIOMMMIOWRITE) pfnWriteCallback, R3PTRTYPE(PFNIOMMMIOREAD) pfnReadCallback,
1151 R3PTRTYPE(PFNIOMMMIOFILL) pfnFillCallback, const char *pszDesc)
1152{
1153 LogFlow(("IOMR3MMIORegisterR3: pDevIns=%p GCPhysStart=%#x cbRange=%#x pvUser=%VHv pfnWriteCallback=%#x pfnReadCallback=%#x pfnFillCallback=%#x pszDesc=%s\n",
1154 pDevIns, GCPhysStart, cbRange, pvUser, pfnWriteCallback, pfnReadCallback, pfnFillCallback, pszDesc));
1155
1156 /*
1157 * Validate input.
1158 */
1159 if (GCPhysStart + (cbRange - 1) < GCPhysStart)
1160 {
1161 AssertMsgFailed(("Wrapped! %#x %#x bytes\n", GCPhysStart, cbRange));
1162 return VERR_IOM_INVALID_MMIO_RANGE;
1163 }
1164
1165 /*
1166 * Allocate new range record and initialize it.
1167 */
1168 PIOMMMIORANGER3 pRange;
1169 int rc = MMHyperAlloc(pVM, sizeof(*pRange), 0, MM_TAG_IOM, (void **)&pRange);
1170 if (VBOX_SUCCESS(rc))
1171 {
1172 pRange->Core.Key = GCPhysStart;
1173 pRange->Core.KeyLast = GCPhysStart + (cbRange - 1);
1174 pRange->GCPhys = GCPhysStart;
1175 pRange->cbSize = cbRange;
1176 pRange->pvUser = pvUser;
1177 pRange->pDevIns = pDevIns;
1178 pRange->pfnReadCallback = pfnReadCallback;
1179 pRange->pfnWriteCallback= pfnWriteCallback;
1180 pRange->pfnFillCallback = pfnFillCallback;
1181 pRange->pszDesc = pszDesc;
1182
1183 /*
1184 * Try register it with PGM and then insert it.
1185 */
1186 int rc = PGMR3HandlerPhysicalRegister(pVM, PGMPHYSHANDLERTYPE_MMIO, GCPhysStart, GCPhysStart + (cbRange - 1),
1187 /*IOMR3MMIOHandler*/ NULL, pRange,
1188 NULL, "IOMMMIOHandler", MMHyperR3ToR0(pVM, pRange),
1189 NULL, "IOMMMIOHandler", MMHyperR3ToGC(pVM, pRange), pszDesc);
1190 if (VBOX_SUCCESS(rc))
1191 {
1192 if (RTAvlroGCPhysInsert(&pVM->iom.s.pTreesHC->MMIOTreeR3, &pRange->Core))
1193 return VINF_SUCCESS;
1194
1195 DBGFR3Info(pVM, "mmio", NULL, NULL);
1196 AssertMsgFailed(("This cannot happen!\n"));
1197 rc = VERR_INTERNAL_ERROR;
1198 }
1199 MMHyperFree(pVM, pRange);
1200 }
1201
1202 return rc;
1203}
1204
1205
1206/**
1207 * Deregisters a Memory Mapped I/O handler range.
1208 *
1209 * Registered GC, R0, and R3 ranges are affected.
1210 *
1211 * @returns VBox status code.
1212 *
1213 * @param pVM The virtual machine.
1214 * @param pDevIns Device instance which the MMIO region is registered.
1215 * @param GCPhysStart First physical address (GC) in the range.
1216 * @param cbRange Number of bytes to deregister.
1217 *
1218 * @remark This function mainly for PCI PnP Config and will not do
1219 * all the checks you might expect it to do.
1220 */
1221IOMR3DECL(int) IOMR3MMIODeregister(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange)
1222{
1223 LogFlow(("IOMR3MMIODeregister: pDevIns=%p GCPhysStart=#x cbRange=%#x\n", pDevIns, GCPhysStart, cbRange));
1224
1225 /*
1226 * Validate input.
1227 */
1228 RTGCPHYS GCPhysLast = GCPhysStart + (cbRange - 1);
1229 if (GCPhysLast < GCPhysStart)
1230 {
1231 AssertMsgFailed(("Wrapped! %#x LB%#x\n", GCPhysStart, cbRange));
1232 return VERR_IOM_INVALID_MMIO_RANGE;
1233 }
1234
1235 /*
1236 * Check ownership and such.
1237 */
1238 RTGCPHYS GCPhys = GCPhysStart;
1239 while (GCPhys <= GCPhysLast && GCPhys >= GCPhysStart)
1240 {
1241 PIOMMMIORANGER3 pRange = (PIOMMMIORANGER3)RTAvlroGCPhysGet(&pVM->iom.s.pTreesHC->MMIOTreeR3, GCPhys);
1242 if (!pRange)
1243 return VERR_IOM_MMIO_RANGE_NOT_FOUND;
1244#ifndef IOM_NO_PDMINS_CHECKS
1245 if (pRange->pDevIns != pDevIns)
1246 {
1247 AssertMsgFailed(("Not owner! GCPhys=%#x %#x LB%#x %s\n", GCPhys, GCPhysStart, cbRange, pRange->pszDesc));
1248 return VERR_IOM_NOT_MMIO_RANGE_OWNER;
1249 }
1250#endif /* !IOM_NO_PDMINS_CHECKS */
1251 if (pRange->Core.KeyLast > GCPhysLast)
1252 {
1253 AssertMsgFailed(("Incomplete R3 range! GCPhys=%#x %#x LB%#x %s\n", GCPhys, GCPhysStart, cbRange, pRange->pszDesc));
1254 return VERR_IOM_INCOMPLETE_MMIO_RANGE;
1255 }
1256 /* next */
1257 Assert(GCPhys <= pRange->Core.KeyLast);
1258 GCPhys = pRange->Core.KeyLast + 1;
1259 }
1260
1261 /*
1262 * Remove GC ranges.
1263 */
1264 GCPhys = GCPhysStart;
1265 while (GCPhys <= GCPhysLast && GCPhys >= GCPhysStart)
1266 {
1267 PIOMMMIORANGEGC pRange = (PIOMMMIORANGEGC)RTAvlroGCPhysRemove(&pVM->iom.s.pTreesHC->MMIOTreeGC, GCPhys);
1268 if (pRange)
1269 {
1270 Assert(pRange->Core.Key == GCPhys && pRange->Core.KeyLast <= GCPhysLast);
1271
1272 /* next and delete. */
1273 GCPhys = pRange->Core.KeyLast + 1;
1274 MMHyperFree(pVM, pRange);
1275 }
1276 else /* next - this'll be damned slow! */
1277 GCPhys++;
1278 }
1279
1280 /*
1281 * Remove R0 ranges.
1282 */
1283 GCPhys = GCPhysStart;
1284 while (GCPhys <= GCPhysLast && GCPhys >= GCPhysStart)
1285 {
1286 PIOMMMIORANGER0 pRange = (PIOMMMIORANGER0)RTAvlroGCPhysRemove(&pVM->iom.s.pTreesHC->MMIOTreeR0, GCPhys);
1287 if (pRange)
1288 {
1289 Assert(pRange->Core.Key == GCPhys && pRange->Core.KeyLast <= GCPhysLast);
1290
1291 /* next and delete. */
1292 GCPhys = pRange->Core.KeyLast + 1;
1293 MMHyperFree(pVM, pRange);
1294 }
1295 else /* next - this'll be damned slow! */
1296 GCPhys++;
1297 }
1298
1299 /*
1300 * Remove R3 ranges.
1301 */
1302 GCPhys = GCPhysStart;
1303 while (GCPhys <= GCPhysLast && GCPhys >= GCPhysStart)
1304 {
1305 PIOMMMIORANGER3 pRange = (PIOMMMIORANGER3)RTAvlroGCPhysRemove(&pVM->iom.s.pTreesHC->MMIOTreeR3, GCPhys);
1306 Assert(pRange);
1307 Assert(pRange->Core.Key == GCPhys && pRange->Core.KeyLast <= GCPhysLast);
1308
1309 /* remove it from PGM */
1310 int rc = PGMHandlerPhysicalDeregister(pVM, GCPhys);
1311 AssertRC(rc);
1312
1313 /* next and delete. */
1314 GCPhys = pRange->Core.KeyLast + 1;
1315 MMHyperFree(pVM, pRange);
1316 }
1317
1318 return VINF_SUCCESS;
1319}
1320
1321
1322/**
1323 * Display a single MMIO R3 range.
1324 *
1325 * @returns 0
1326 * @param pNode Pointer to MMIO R3 range.
1327 * @param pvUser Pointer to info output callback structure.
1328 */
1329static DECLCALLBACK(int) iomR3MMIOInfoOneR3(PAVLROGCPHYSNODECORE pNode, void *pvUser)
1330{
1331 PIOMMMIORANGER3 pRange = (PIOMMMIORANGER3)pNode;
1332 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
1333 pHlp->pfnPrintf(pHlp,
1334 "%VGp-%VGp %VHv %VHv %VHv %VHv %VHv %s\n",
1335 pRange->Core.Key,
1336 pRange->Core.KeyLast,
1337 pRange->pDevIns,
1338 pRange->pfnReadCallback,
1339 pRange->pfnWriteCallback,
1340 pRange->pfnFillCallback,
1341 pRange->pvUser,
1342 pRange->pszDesc);
1343 return 0;
1344}
1345
1346
1347/**
1348 * Display a single MMIO GC range.
1349 *
1350 * @returns 0
1351 * @param pNode Pointer to MMIO GC range.
1352 * @param pvUser Pointer to info output callback structure.
1353 */
1354static DECLCALLBACK(int) iomR3MMIOInfoOneGC(PAVLROGCPHYSNODECORE pNode, void *pvUser)
1355{
1356 PIOMMMIORANGEGC pRange = (PIOMMMIORANGEGC)pNode;
1357 PCDBGFINFOHLP pHlp = (PCDBGFINFOHLP)pvUser;
1358 pHlp->pfnPrintf(pHlp,
1359 "%VGp-%VGp %VGv %VGv %VGv %VGv %VGv %s\n",
1360 pRange->Core.Key,
1361 pRange->Core.KeyLast,
1362 pRange->pDevIns,
1363 pRange->pfnReadCallback,
1364 pRange->pfnWriteCallback,
1365 pRange->pfnFillCallback,
1366 pRange->pvUser,
1367 pRange->pszDesc);
1368 return 0;
1369}
1370
1371
1372/**
1373 * Display registered MMIO ranges to the log.
1374 *
1375 * @param pVM VM Handle.
1376 * @param pHlp The info helpers.
1377 * @param pszArgs Arguments, ignored.
1378 */
1379static DECLCALLBACK(void) iomR3MMIOInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1380{
1381 NOREF(pszArgs);
1382 pHlp->pfnPrintf(pHlp,
1383 "MMIO R3 ranges (pVM=%p)\n"
1384 "%.*s %.*s %.*s %.*s %.*s %.*s %s\n",
1385 pVM,
1386 sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
1387 sizeof(RTHCPTR) * 2, "pDevIns ",
1388 sizeof(RTHCPTR) * 2, "Read ",
1389 sizeof(RTHCPTR) * 2, "Write ",
1390 sizeof(RTHCPTR) * 2, "Fill ",
1391 sizeof(RTHCPTR) * 2, "pvUser ",
1392 "Description");
1393 RTAvlroGCPhysDoWithAll(&pVM->iom.s.pTreesHC->MMIOTreeR3, true, iomR3MMIOInfoOneR3, (void *)pHlp);
1394
1395 pHlp->pfnPrintf(pHlp,
1396 "MMIO R0 ranges (pVM=%p)\n"
1397 "%.*s %.*s %.*s %.*s %.*s %.*s %s\n",
1398 pVM,
1399 sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
1400 sizeof(RTGCPTR) * 2, "pDevIns ",
1401 sizeof(RTGCPTR) * 2, "Read ",
1402 sizeof(RTGCPTR) * 2, "Write ",
1403 sizeof(RTGCPTR) * 2, "Fill ",
1404 sizeof(RTGCPTR) * 2, "pvUser ",
1405 "Description");
1406 RTAvlroGCPhysDoWithAll(&pVM->iom.s.pTreesHC->MMIOTreeR0, true, iomR3MMIOInfoOneR3, (void *)pHlp);
1407
1408 pHlp->pfnPrintf(pHlp,
1409 "MMIO GC ranges (pVM=%p)\n"
1410 "%.*s %.*s %.*s %.*s %.*s %.*s %s\n",
1411 pVM,
1412 sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
1413 sizeof(RTGCPTR) * 2, "pDevIns ",
1414 sizeof(RTGCPTR) * 2, "Read ",
1415 sizeof(RTGCPTR) * 2, "Write ",
1416 sizeof(RTGCPTR) * 2, "Fill ",
1417 sizeof(RTGCPTR) * 2, "pvUser ",
1418 "Description");
1419 RTAvlroGCPhysDoWithAll(&pVM->iom.s.pTreesHC->MMIOTreeGC, true, iomR3MMIOInfoOneGC, (void *)pHlp);
1420}
1421
1422
1423#ifdef VBOX_WITH_STATISTICS
1424/**
1425 * Tries to come up with the standard name for a port.
1426 *
1427 * @returns Pointer to readonly string if known.
1428 * @returns NULL if unknown port number.
1429 *
1430 * @param Port The port to name.
1431 */
1432static const char *iomr3IOPortGetStandardName(RTIOPORT Port)
1433{
1434 switch (Port)
1435 {
1436 case 0x00: case 0x10: case 0x20: case 0x30: case 0x40: case 0x50: case 0x70:
1437 case 0x01: case 0x11: case 0x21: case 0x31: case 0x41: case 0x51: case 0x61: case 0x71:
1438 case 0x02: case 0x12: case 0x22: case 0x32: case 0x42: case 0x52: case 0x62: case 0x72:
1439 case 0x03: case 0x13: case 0x23: case 0x33: case 0x43: case 0x53: case 0x63: case 0x73:
1440 case 0x04: case 0x14: case 0x24: case 0x34: case 0x44: case 0x54: case 0x74:
1441 case 0x05: case 0x15: case 0x25: case 0x35: case 0x45: case 0x55: case 0x65: case 0x75:
1442 case 0x06: case 0x16: case 0x26: case 0x36: case 0x46: case 0x56: case 0x66: case 0x76:
1443 case 0x07: case 0x17: case 0x27: case 0x37: case 0x47: case 0x57: case 0x67: case 0x77:
1444 case 0x08: case 0x18: case 0x28: case 0x38: case 0x48: case 0x58: case 0x68: case 0x78:
1445 case 0x09: case 0x19: case 0x29: case 0x39: case 0x49: case 0x59: case 0x69: case 0x79:
1446 case 0x0a: case 0x1a: case 0x2a: case 0x3a: case 0x4a: case 0x5a: case 0x6a: case 0x7a:
1447 case 0x0b: case 0x1b: case 0x2b: case 0x3b: case 0x4b: case 0x5b: case 0x6b: case 0x7b:
1448 case 0x0c: case 0x1c: case 0x2c: case 0x3c: case 0x4c: case 0x5c: case 0x6c: case 0x7c:
1449 case 0x0d: case 0x1d: case 0x2d: case 0x3d: case 0x4d: case 0x5d: case 0x6d: case 0x7d:
1450 case 0x0e: case 0x1e: case 0x2e: case 0x3e: case 0x4e: case 0x5e: case 0x6e: case 0x7e:
1451 case 0x0f: case 0x1f: case 0x2f: case 0x3f: case 0x4f: case 0x5f: case 0x6f: case 0x7f:
1452
1453 case 0x80: case 0x90: case 0xa0: case 0xb0: case 0xc0: case 0xd0: case 0xe0: case 0xf0:
1454 case 0x81: case 0x91: case 0xa1: case 0xb1: case 0xc1: case 0xd1: case 0xe1: case 0xf1:
1455 case 0x82: case 0x92: case 0xa2: case 0xb2: case 0xc2: case 0xd2: case 0xe2: case 0xf2:
1456 case 0x83: case 0x93: case 0xa3: case 0xb3: case 0xc3: case 0xd3: case 0xe3: case 0xf3:
1457 case 0x84: case 0x94: case 0xa4: case 0xb4: case 0xc4: case 0xd4: case 0xe4: case 0xf4:
1458 case 0x85: case 0x95: case 0xa5: case 0xb5: case 0xc5: case 0xd5: case 0xe5: case 0xf5:
1459 case 0x86: case 0x96: case 0xa6: case 0xb6: case 0xc6: case 0xd6: case 0xe6: case 0xf6:
1460 case 0x87: case 0x97: case 0xa7: case 0xb7: case 0xc7: case 0xd7: case 0xe7: case 0xf7:
1461 case 0x88: case 0x98: case 0xa8: case 0xb8: case 0xc8: case 0xd8: case 0xe8: case 0xf8:
1462 case 0x89: case 0x99: case 0xa9: case 0xb9: case 0xc9: case 0xd9: case 0xe9: case 0xf9:
1463 case 0x8a: case 0x9a: case 0xaa: case 0xba: case 0xca: case 0xda: case 0xea: case 0xfa:
1464 case 0x8b: case 0x9b: case 0xab: case 0xbb: case 0xcb: case 0xdb: case 0xeb: case 0xfb:
1465 case 0x8c: case 0x9c: case 0xac: case 0xbc: case 0xcc: case 0xdc: case 0xec: case 0xfc:
1466 case 0x8d: case 0x9d: case 0xad: case 0xbd: case 0xcd: case 0xdd: case 0xed: case 0xfd:
1467 case 0x8e: case 0x9e: case 0xae: case 0xbe: case 0xce: case 0xde: case 0xee: case 0xfe:
1468 case 0x8f: case 0x9f: case 0xaf: case 0xbf: case 0xcf: case 0xdf: case 0xef: case 0xff:
1469 return "System Reserved";
1470
1471 case 0x60:
1472 case 0x64:
1473 return "Keyboard & Mouse";
1474
1475 case 0x378:
1476 case 0x379:
1477 case 0x37a:
1478 case 0x37b:
1479 case 0x37c:
1480 case 0x37d:
1481 case 0x37e:
1482 case 0x37f:
1483 case 0x3bc:
1484 case 0x3bd:
1485 case 0x3be:
1486 case 0x3bf:
1487 case 0x278:
1488 case 0x279:
1489 case 0x27a:
1490 case 0x27b:
1491 case 0x27c:
1492 case 0x27d:
1493 case 0x27e:
1494 case 0x27f:
1495 return "LPT1/2/3";
1496
1497 case 0x3f8:
1498 case 0x3f9:
1499 case 0x3fa:
1500 case 0x3fb:
1501 case 0x3fc:
1502 case 0x3fd:
1503 case 0x3fe:
1504 case 0x3ff:
1505 return "COM1";
1506
1507 case 0x2f8:
1508 case 0x2f9:
1509 case 0x2fa:
1510 case 0x2fb:
1511 case 0x2fc:
1512 case 0x2fd:
1513 case 0x2fe:
1514 case 0x2ff:
1515 return "COM2";
1516
1517 case 0x3e8:
1518 case 0x3e9:
1519 case 0x3ea:
1520 case 0x3eb:
1521 case 0x3ec:
1522 case 0x3ed:
1523 case 0x3ee:
1524 case 0x3ef:
1525 return "COM3";
1526
1527 case 0x2e8:
1528 case 0x2e9:
1529 case 0x2ea:
1530 case 0x2eb:
1531 case 0x2ec:
1532 case 0x2ed:
1533 case 0x2ee:
1534 case 0x2ef:
1535 return "COM4";
1536
1537 case 0x200:
1538 case 0x201:
1539 case 0x202:
1540 case 0x203:
1541 case 0x204:
1542 case 0x205:
1543 case 0x206:
1544 case 0x207:
1545 return "Joystick";
1546
1547 case 0x3f0:
1548 case 0x3f1:
1549 case 0x3f2:
1550 case 0x3f3:
1551 case 0x3f4:
1552 case 0x3f5:
1553 case 0x3f6:
1554 case 0x3f7:
1555 return "Floppy";
1556
1557 case 0x1f0:
1558 case 0x1f1:
1559 case 0x1f2:
1560 case 0x1f3:
1561 case 0x1f4:
1562 case 0x1f5:
1563 case 0x1f6:
1564 case 0x1f7:
1565 //case 0x3f6:
1566 //case 0x3f7:
1567 return "IDE 1st";
1568
1569 case 0x170:
1570 case 0x171:
1571 case 0x172:
1572 case 0x173:
1573 case 0x174:
1574 case 0x175:
1575 case 0x176:
1576 case 0x177:
1577 case 0x376:
1578 case 0x377:
1579 return "IDE 2nd";
1580
1581 case 0x1e0:
1582 case 0x1e1:
1583 case 0x1e2:
1584 case 0x1e3:
1585 case 0x1e4:
1586 case 0x1e5:
1587 case 0x1e6:
1588 case 0x1e7:
1589 case 0x3e6:
1590 case 0x3e7:
1591 return "IDE 3rd";
1592
1593 case 0x160:
1594 case 0x161:
1595 case 0x162:
1596 case 0x163:
1597 case 0x164:
1598 case 0x165:
1599 case 0x166:
1600 case 0x167:
1601 case 0x366:
1602 case 0x367:
1603 return "IDE 4th";
1604
1605 case 0x130: case 0x140: case 0x150:
1606 case 0x131: case 0x141: case 0x151:
1607 case 0x132: case 0x142: case 0x152:
1608 case 0x133: case 0x143: case 0x153:
1609 case 0x134: case 0x144: case 0x154:
1610 case 0x135: case 0x145: case 0x155:
1611 case 0x136: case 0x146: case 0x156:
1612 case 0x137: case 0x147: case 0x157:
1613 case 0x138: case 0x148: case 0x158:
1614 case 0x139: case 0x149: case 0x159:
1615 case 0x13a: case 0x14a: case 0x15a:
1616 case 0x13b: case 0x14b: case 0x15b:
1617 case 0x13c: case 0x14c: case 0x15c:
1618 case 0x13d: case 0x14d: case 0x15d:
1619 case 0x13e: case 0x14e: case 0x15e:
1620 case 0x13f: case 0x14f: case 0x15f:
1621 case 0x220: case 0x230:
1622 case 0x221: case 0x231:
1623 case 0x222: case 0x232:
1624 case 0x223: case 0x233:
1625 case 0x224: case 0x234:
1626 case 0x225: case 0x235:
1627 case 0x226: case 0x236:
1628 case 0x227: case 0x237:
1629 case 0x228: case 0x238:
1630 case 0x229: case 0x239:
1631 case 0x22a: case 0x23a:
1632 case 0x22b: case 0x23b:
1633 case 0x22c: case 0x23c:
1634 case 0x22d: case 0x23d:
1635 case 0x22e: case 0x23e:
1636 case 0x22f: case 0x23f:
1637 case 0x330: case 0x340: case 0x350:
1638 case 0x331: case 0x341: case 0x351:
1639 case 0x332: case 0x342: case 0x352:
1640 case 0x333: case 0x343: case 0x353:
1641 case 0x334: case 0x344: case 0x354:
1642 case 0x335: case 0x345: case 0x355:
1643 case 0x336: case 0x346: case 0x356:
1644 case 0x337: case 0x347: case 0x357:
1645 case 0x338: case 0x348: case 0x358:
1646 case 0x339: case 0x349: case 0x359:
1647 case 0x33a: case 0x34a: case 0x35a:
1648 case 0x33b: case 0x34b: case 0x35b:
1649 case 0x33c: case 0x34c: case 0x35c:
1650 case 0x33d: case 0x34d: case 0x35d:
1651 case 0x33e: case 0x34e: case 0x35e:
1652 case 0x33f: case 0x34f: case 0x35f:
1653 return "SCSI (typically)";
1654
1655 case 0x320:
1656 case 0x321:
1657 case 0x322:
1658 case 0x323:
1659 case 0x324:
1660 case 0x325:
1661 case 0x326:
1662 case 0x327:
1663 return "XT HD";
1664
1665 case 0x3b0:
1666 case 0x3b1:
1667 case 0x3b2:
1668 case 0x3b3:
1669 case 0x3b4:
1670 case 0x3b5:
1671 case 0x3b6:
1672 case 0x3b7:
1673 case 0x3b8:
1674 case 0x3b9:
1675 case 0x3ba:
1676 case 0x3bb:
1677 return "VGA";
1678
1679 case 0x3c0: case 0x3d0:
1680 case 0x3c1: case 0x3d1:
1681 case 0x3c2: case 0x3d2:
1682 case 0x3c3: case 0x3d3:
1683 case 0x3c4: case 0x3d4:
1684 case 0x3c5: case 0x3d5:
1685 case 0x3c6: case 0x3d6:
1686 case 0x3c7: case 0x3d7:
1687 case 0x3c8: case 0x3d8:
1688 case 0x3c9: case 0x3d9:
1689 case 0x3ca: case 0x3da:
1690 case 0x3cb: case 0x3db:
1691 case 0x3cc: case 0x3dc:
1692 case 0x3cd: case 0x3dd:
1693 case 0x3ce: case 0x3de:
1694 case 0x3cf: case 0x3df:
1695 return "VGA/EGA";
1696
1697 case 0x240: case 0x260: case 0x280:
1698 case 0x241: case 0x261: case 0x281:
1699 case 0x242: case 0x262: case 0x282:
1700 case 0x243: case 0x263: case 0x283:
1701 case 0x244: case 0x264: case 0x284:
1702 case 0x245: case 0x265: case 0x285:
1703 case 0x246: case 0x266: case 0x286:
1704 case 0x247: case 0x267: case 0x287:
1705 case 0x248: case 0x268: case 0x288:
1706 case 0x249: case 0x269: case 0x289:
1707 case 0x24a: case 0x26a: case 0x28a:
1708 case 0x24b: case 0x26b: case 0x28b:
1709 case 0x24c: case 0x26c: case 0x28c:
1710 case 0x24d: case 0x26d: case 0x28d:
1711 case 0x24e: case 0x26e: case 0x28e:
1712 case 0x24f: case 0x26f: case 0x28f:
1713 case 0x300:
1714 case 0x301:
1715 case 0x388:
1716 case 0x389:
1717 case 0x38a:
1718 case 0x38b:
1719 return "Sound Card (typically)";
1720
1721 default:
1722 return NULL;
1723 }
1724}
1725#endif /* VBOX_WITH_STATISTICS */
1726
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette