VirtualBox

source: vbox/trunk/src/VBox/VMM/CPUMInternal.mac@ 4050

Last change on this file since 4050 was 2988, checked in by vboxsync, 17 years ago

InnoTek -> innotek part 4: more miscellaneous files.

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 12.0 KB
Line 
1; $Id: CPUMInternal.mac 2988 2007-06-01 17:36:09Z vboxsync $
2;; @file
3; CPUM - Internal header file.
4;
5
6;
7; Copyright (C) 2006-2007 innotek GmbH
8;
9; This file is part of VirtualBox Open Source Edition (OSE), as
10; available from http://www.virtualbox.org. This file is free software;
11; you can redistribute it and/or modify it under the terms of the GNU
12; General Public License as published by the Free Software Foundation,
13; in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
14; distribution. VirtualBox OSE is distributed in the hope that it will
15; be useful, but WITHOUT ANY WARRANTY of any kind.
16;
17; If you received this file as part of a commercial VirtualBox
18; distribution, then only the terms of your commercial VirtualBox
19; license agreement apply instead of the previous paragraph.
20;
21
22%include "VBox/asmdefs.mac"
23
24%define CPUM_USED_FPU BIT(0)
25%define CPUM_USED_FPU_SINCE_REM BIT(1)
26%define CPUM_USE_SYSENTER BIT(2)
27%define CPUM_USE_SYSCALL BIT(3)
28%define CPUM_USE_DEBUG_REGS_HOST BIT(4)
29%define CPUM_USE_DEBUG_REGS BIT(5)
30
31%define CPUM_HANDLER_DS 1
32%define CPUM_HANDLER_ES 2
33%define CPUM_HANDLER_FS 3
34%define CPUM_HANDLER_GS 4
35%define CPUM_HANDLER_IRET 5
36%define CPUM_HANDLER_TYPEMASK 0ffh
37%define CPUM_HANDLER_CTXCORE_IN_EBP BIT(31)
38
39%define VMMGCRET_USED_FPU 040000000h
40
41%define FPUSTATE_SIZE 512
42
43;; if anyone figures how to do %if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBIRD_32BIT_KERNEL) in
44; nasm please tell / fix this hack.
45%ifdef VBOX_WITH_HYBIRD_32BIT_KERNEL
46 %define fVBOX_WITH_HYBIRD_32BIT_KERNEL 1
47%else
48 %define fVBOX_WITH_HYBIRD_32BIT_KERNEL 0
49%endif
50
51struc CPUM
52 .offVM resd 1
53 .pCPUMGC RTGCPTR_RES 1 ; Guest Context pointer
54 .pCPUMHC RTHCPTR_RES 1 ; Host Context pointer
55
56
57 ;
58 ; Host context state
59 ;
60 alignb 32
61 .Host.fpu resb 512
62
63%if HC_ARCH_BITS == 64 || fVBOX_WITH_HYBIRD_32BIT_KERNEL
64 ;.Host.rax resq 1 - scratch
65 .Host.rbx resq 1
66 ;.Host.rcx resq 1 - scratch
67 ;.Host.rdx resq 1 - scratch
68 .Host.rdi resq 1
69 .Host.rsi resq 1
70 .Host.rbp resq 1
71 .Host.rsp resq 1
72 ;.Host.r8 resq 1 - scratch
73 ;.Host.r9 resq 1 - scratch
74 .Host.r10 resq 1
75 .Host.r11 resq 1
76 .Host.r12 resq 1
77 .Host.r13 resq 1
78 .Host.r14 resq 1
79 .Host.r15 resq 1
80 ;.Host.rip resd 1 - scratch
81 .Host.rflags resq 1
82%endif
83%if HC_ARCH_BITS == 32
84 ;.Host.eax resd 1 - scratch
85 .Host.ebx resd 1
86 ;.Host.edx resd 1 - scratch
87 ;.Host.ecx resd 1 - scratch
88 .Host.edi resd 1
89 .Host.esi resd 1
90 .Host.ebp resd 1
91 .Host.eflags resd 1
92 ;.Host.eip resd 1 - scratch
93 ; lss pair!
94 .Host.esp resd 1
95%endif
96 .Host.ss resw 1
97 .Host.ssPadding resw 1
98 .Host.gs resw 1
99 .Host.gsPadding resw 1
100 .Host.fs resw 1
101 .Host.fsPadding resw 1
102 .Host.es resw 1
103 .Host.esPadding resw 1
104 .Host.ds resw 1
105 .Host.dsPadding resw 1
106 .Host.cs resw 1
107 .Host.csPadding resw 1
108
109%if HC_ARCH_BITS == 32 && fVBOX_WITH_HYBIRD_32BIT_KERNEL == 0
110 .Host.cr0 resd 1
111 ;.Host.cr2 resd 1 - scratch
112 .Host.cr3 resd 1
113 .Host.cr4 resd 1
114
115 .Host.dr0 resd 1
116 .Host.dr1 resd 1
117 .Host.dr2 resd 1
118 .Host.dr3 resd 1
119 .Host.dr6 resd 1
120 .Host.dr7 resd 1
121
122 .Host.gdtr resb 6 ; GDT limit + linear address
123 .Host.gdtrPadding resw 1
124 .Host.idtr resb 6 ; IDT limit + linear address
125 .Host.idtrPadding resw 1
126 .Host.ldtr resw 1
127 .Host.ldtrPadding resw 1
128 .Host.tr resw 1
129 .Host.trPadding resw 1
130
131 .Host.SysEnterPadding resd 1
132 .Host.SysEnter.cs resq 1
133 .Host.SysEnter.eip resq 1
134 .Host.SysEnter.esp resq 1
135
136%else ; 64-bit
137
138 .Host.cr0 resq 1
139 ;.Host.cr2 resq 1 - scratch
140 .Host.cr3 resq 1
141 .Host.cr4 resq 1
142 .Host.cr8 resq 1
143
144 .Host.dr0 resq 1
145 .Host.dr1 resq 1
146 .Host.dr2 resq 1
147 .Host.dr3 resq 1
148 .Host.dr6 resq 1
149 .Host.dr7 resq 1
150
151 .Host.gdtr resb 10 ; GDT limit + linear address
152 .Host.gdtrPadding resw 1
153 .Host.idtr resb 10 ; IDT limit + linear address
154 .Host.idtrPadding resw 1
155 .Host.ldtr resw 1
156 .Host.ldtrPadding resw 1
157 .Host.tr resw 1
158 .Host.trPadding resw 1
159
160 .Host.SysEnter.cs resq 1
161 .Host.SysEnter.eip resq 1
162 .Host.SysEnter.esp resq 1
163 .Host.FSbase resq 1
164 .Host.GSbase resq 1
165 .Host.efer resq 1
166%endif ; 64-bit
167
168
169 ;
170 ; Hypervisor Context.
171 ; (Identical to .Host.*)
172 ;
173 alignb 32 ; the padding
174 .Hyper.fpu resb 512
175
176 .Hyper.edi resd 1
177 .Hyper.esi resd 1
178 .Hyper.ebp resd 1
179 .Hyper.eax resd 1
180 .Hyper.ebx resd 1
181 .Hyper.edx resd 1
182 .Hyper.ecx resd 1
183 .Hyper.esp resd 1
184 .Hyper.ss resw 1
185 .Hyper.ssPadding resw 1
186 .Hyper.gs resw 1
187 .Hyper.gsPadding resw 1
188 .Hyper.fs resw 1
189 .Hyper.fsPadding resw 1
190 .Hyper.es resw 1
191 .Hyper.esPadding resw 1
192 .Hyper.ds resw 1
193 .Hyper.dsPadding resw 1
194 .Hyper.cs resw 1
195 .Hyper.csPadding resw 1
196 .Hyper.eflags resd 1
197 .Hyper.eip resd 1
198 .Hyper.esHid.u32Base resd 1
199 .Hyper.esHid.u32Limit resd 1
200 .Hyper.esHid.Attr resd 1
201
202 .Hyper.csHid.u32Base resd 1
203 .Hyper.csHid.u32Limit resd 1
204 .Hyper.csHid.Attr resd 1
205
206 .Hyper.ssHid.u32Base resd 1
207 .Hyper.ssHid.u32Limit resd 1
208 .Hyper.ssHid.Attr resd 1
209
210 .Hyper.dsHid.u32Base resd 1
211 .Hyper.dsHid.u32Limit resd 1
212 .Hyper.dsHid.Attr resd 1
213
214 .Hyper.fsHid.u32Base resd 1
215 .Hyper.fsHid.u32Limit resd 1
216 .Hyper.fsHid.Attr resd 1
217
218 .Hyper.gsHid.u32Base resd 1
219 .Hyper.gsHid.u32Limit resd 1
220 .Hyper.gsHid.Attr resd 1
221
222 .Hyper.cr0 resd 1
223 .Hyper.cr2 resd 1
224 .Hyper.cr3 resd 1
225 .Hyper.cr4 resd 1
226
227 .Hyper.dr0 resd 1
228 .Hyper.dr1 resd 1
229 .Hyper.dr2 resd 1
230 .Hyper.dr3 resd 1
231 .Hyper.dr4 resd 1
232 .Hyper.dr5 resd 1
233 .Hyper.dr6 resd 1
234 .Hyper.dr7 resd 1
235
236 .Hyper.gdtr resb 6 ; GDT limit + linear address
237 .Hyper.gdtrPadding resw 1
238 .Hyper.gdtrPadding64 resd 1
239 .Hyper.idtr resb 6 ; IDT limit + linear address
240 .Hyper.idtrPadding resw 1
241 .Hyper.idtrPadding64 resd 1
242 .Hyper.ldtr resw 1
243 .Hyper.ldtrPadding resw 1
244 .Hyper.tr resw 1
245 .Hyper.trPadding resw 1
246
247 .Hyper.SysEnter.cs resb 8
248 .Hyper.SysEnter.eip resb 8
249 .Hyper.SysEnter.esp resb 8
250
251 .Hyper.ldtrHid.u32Base resd 1
252 .Hyper.ldtrHid.u32Limit resd 1
253 .Hyper.ldtrHid.Attr resd 1
254
255 .Hyper.trHid.u32Base resd 1
256 .Hyper.trHid.u32Limit resd 1
257 .Hyper.trHid.Attr resd 1
258
259 ; padding
260 .Hyper.padding resd 6
261
262
263
264 ;
265 ; Guest context state
266 ; (Identical to the two above chunks)
267 ;
268 alignb 32
269 .Guest.fpu resb 512
270
271 .Guest.edi resd 1
272 .Guest.esi resd 1
273 .Guest.ebp resd 1
274 .Guest.eax resd 1
275 .Guest.ebx resd 1
276 .Guest.edx resd 1
277 .Guest.ecx resd 1
278 .Guest.esp resd 1
279 .Guest.ss resw 1
280 .Guest.ssPadding resw 1
281 .Guest.gs resw 1
282 .Guest.gsPadding resw 1
283 .Guest.fs resw 1
284 .Guest.fsPadding resw 1
285 .Guest.es resw 1
286 .Guest.esPadding resw 1
287 .Guest.ds resw 1
288 .Guest.dsPadding resw 1
289 .Guest.cs resw 1
290 .Guest.csPadding resw 1
291 .Guest.eflags resd 1
292 .Guest.eip resd 1
293 .Guest.esHid.u32Base resd 1
294 .Guest.esHid.u32Limit resd 1
295 .Guest.esHid.Attr resd 1
296
297 .Guest.csHid.u32Base resd 1
298 .Guest.csHid.u32Limit resd 1
299 .Guest.csHid.Attr resd 1
300
301 .Guest.ssHid.u32Base resd 1
302 .Guest.ssHid.u32Limit resd 1
303 .Guest.ssHid.Attr resd 1
304
305 .Guest.dsHid.u32Base resd 1
306 .Guest.dsHid.u32Limit resd 1
307 .Guest.dsHid.Attr resd 1
308
309 .Guest.fsHid.u32Base resd 1
310 .Guest.fsHid.u32Limit resd 1
311 .Guest.fsHid.Attr resd 1
312
313 .Guest.gsHid.u32Base resd 1
314 .Guest.gsHid.u32Limit resd 1
315 .Guest.gsHid.Attr resd 1
316
317 .Guest.cr0 resd 1
318 .Guest.cr2 resd 1
319 .Guest.cr3 resd 1
320 .Guest.cr4 resd 1
321
322 .Guest.dr0 resd 1
323 .Guest.dr1 resd 1
324 .Guest.dr2 resd 1
325 .Guest.dr3 resd 1
326 .Guest.dr4 resd 1
327 .Guest.dr5 resd 1
328 .Guest.dr6 resd 1
329 .Guest.dr7 resd 1
330
331 .Guest.gdtr resb 6 ; GDT limit + linear address
332 .Guest.gdtrPadding resw 1
333 .Guest.gdtrPadding64 resd 1
334 .Guest.idtr resb 6 ; IDT limit + linear address
335 .Guest.idtrPadding resw 1
336 .Guest.idtrPadding64 resd 1
337 .Guest.ldtr resw 1
338 .Guest.ldtrPadding resw 1
339 .Guest.tr resw 1
340 .Guest.trPadding resw 1
341
342 .Guest.SysEnter.cs resb 8
343 .Guest.SysEnter.eip resb 8
344 .Guest.SysEnter.esp resb 8
345
346 .Guest.ldtrHid.u32Base resd 1
347 .Guest.ldtrHid.u32Limit resd 1
348 .Guest.ldtrHid.Attr resd 1
349
350 .Guest.trHid.u32Base resd 1
351 .Guest.trHid.u32Limit resd 1
352 .Guest.trHid.Attr resd 1
353
354 ; padding
355 .Guest.padding resd 6
356
357
358
359 ;
360 ; Other stuff.
361 ;
362 alignb 32
363 ; hypervisor core context.
364 .pHyperCoreHC RTHCPTR_RES 1
365 .pHyperCoreGC RTGCPTR_RES 1
366 ;...
367 .fUseFlags resd 1
368 .fChanged resd 1
369 .fValidHiddenSelRegs resd 1
370
371 ; CPUID eax=1
372 .CPUFeatures.edx resd 1
373 .CPUFeatures.ecx resd 1
374 ; CR4 masks
375 .CR4.AndMask resd 1
376 .CR4.OrMask resd 1
377 ; entered rawmode?
378 .fRawEntered resb 1
379%if RTHCPTR_CB == 8
380 .abPadding resb 3
381%else
382 .abPadding resb 7
383%endif
384
385 ; CPUID leafs
386 .aGuestCpuIdStd resb 16*5
387 .aGuestCpuIdExt resb 16*10
388 .GuestCpuIdDef resb 16
389
390 ; debug stuff...
391 .GuestEntry resb 800
392endstruc
393
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette