VirtualBox

source: vbox/trunk/src/VBox/VMM/CPUMInternal.mac@ 5605

Last change on this file since 5605 was 5605, checked in by vboxsync, 17 years ago

BIT => RT_BIT, BIT64 => RT_BIT_64. BIT() is defined in Linux 2.6.24

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 11.9 KB
Line 
1; $Id: CPUMInternal.mac 5605 2007-11-01 16:09:26Z vboxsync $
2;; @file
3; CPUM - Internal header file.
4;
5
6;
7; Copyright (C) 2006-2007 innotek GmbH
8;
9; This file is part of VirtualBox Open Source Edition (OSE), as
10; available from http://www.virtualbox.org. This file is free software;
11; you can redistribute it and/or modify it under the terms of the GNU
12; General Public License as published by the Free Software Foundation,
13; in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
14; distribution. VirtualBox OSE is distributed in the hope that it will
15; be useful, but WITHOUT ANY WARRANTY of any kind.
16
17%include "VBox/asmdefs.mac"
18
19%define CPUM_USED_FPU RT_BIT(0)
20%define CPUM_USED_FPU_SINCE_REM RT_BIT(1)
21%define CPUM_USE_SYSENTER RT_BIT(2)
22%define CPUM_USE_SYSCALL RT_BIT(3)
23%define CPUM_USE_DEBUG_REGS_HOST RT_BIT(4)
24%define CPUM_USE_DEBUG_REGS RT_BIT(5)
25
26%define CPUM_HANDLER_DS 1
27%define CPUM_HANDLER_ES 2
28%define CPUM_HANDLER_FS 3
29%define CPUM_HANDLER_GS 4
30%define CPUM_HANDLER_IRET 5
31%define CPUM_HANDLER_TYPEMASK 0ffh
32%define CPUM_HANDLER_CTXCORE_IN_EBP RT_BIT(31)
33
34%define VMMGCRET_USED_FPU 040000000h
35
36%define FPUSTATE_SIZE 512
37
38;; if anyone figures how to do %if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBIRD_32BIT_KERNEL) in
39; nasm please tell / fix this hack.
40%ifdef VBOX_WITH_HYBIRD_32BIT_KERNEL
41 %define fVBOX_WITH_HYBIRD_32BIT_KERNEL 1
42%else
43 %define fVBOX_WITH_HYBIRD_32BIT_KERNEL 0
44%endif
45
46struc CPUM
47 .offVM resd 1
48 .pCPUMGC RTGCPTR_RES 1 ; Guest Context pointer
49 .pCPUMHC RTHCPTR_RES 1 ; Host Context pointer
50
51
52 ;
53 ; Host context state
54 ;
55 alignb 32
56 .Host.fpu resb 512
57
58%if HC_ARCH_BITS == 64 || fVBOX_WITH_HYBIRD_32BIT_KERNEL
59 ;.Host.rax resq 1 - scratch
60 .Host.rbx resq 1
61 ;.Host.rcx resq 1 - scratch
62 ;.Host.rdx resq 1 - scratch
63 .Host.rdi resq 1
64 .Host.rsi resq 1
65 .Host.rbp resq 1
66 .Host.rsp resq 1
67 ;.Host.r8 resq 1 - scratch
68 ;.Host.r9 resq 1 - scratch
69 .Host.r10 resq 1
70 .Host.r11 resq 1
71 .Host.r12 resq 1
72 .Host.r13 resq 1
73 .Host.r14 resq 1
74 .Host.r15 resq 1
75 ;.Host.rip resd 1 - scratch
76 .Host.rflags resq 1
77%endif
78%if HC_ARCH_BITS == 32
79 ;.Host.eax resd 1 - scratch
80 .Host.ebx resd 1
81 ;.Host.edx resd 1 - scratch
82 ;.Host.ecx resd 1 - scratch
83 .Host.edi resd 1
84 .Host.esi resd 1
85 .Host.ebp resd 1
86 .Host.eflags resd 1
87 ;.Host.eip resd 1 - scratch
88 ; lss pair!
89 .Host.esp resd 1
90%endif
91 .Host.ss resw 1
92 .Host.ssPadding resw 1
93 .Host.gs resw 1
94 .Host.gsPadding resw 1
95 .Host.fs resw 1
96 .Host.fsPadding resw 1
97 .Host.es resw 1
98 .Host.esPadding resw 1
99 .Host.ds resw 1
100 .Host.dsPadding resw 1
101 .Host.cs resw 1
102 .Host.csPadding resw 1
103
104%if HC_ARCH_BITS == 32 && fVBOX_WITH_HYBIRD_32BIT_KERNEL == 0
105 .Host.cr0 resd 1
106 ;.Host.cr2 resd 1 - scratch
107 .Host.cr3 resd 1
108 .Host.cr4 resd 1
109
110 .Host.dr0 resd 1
111 .Host.dr1 resd 1
112 .Host.dr2 resd 1
113 .Host.dr3 resd 1
114 .Host.dr6 resd 1
115 .Host.dr7 resd 1
116
117 .Host.gdtr resb 6 ; GDT limit + linear address
118 .Host.gdtrPadding resw 1
119 .Host.idtr resb 6 ; IDT limit + linear address
120 .Host.idtrPadding resw 1
121 .Host.ldtr resw 1
122 .Host.ldtrPadding resw 1
123 .Host.tr resw 1
124 .Host.trPadding resw 1
125
126 .Host.SysEnterPadding resd 1
127 .Host.SysEnter.cs resq 1
128 .Host.SysEnter.eip resq 1
129 .Host.SysEnter.esp resq 1
130
131%else ; 64-bit
132
133 .Host.cr0 resq 1
134 ;.Host.cr2 resq 1 - scratch
135 .Host.cr3 resq 1
136 .Host.cr4 resq 1
137 .Host.cr8 resq 1
138
139 .Host.dr0 resq 1
140 .Host.dr1 resq 1
141 .Host.dr2 resq 1
142 .Host.dr3 resq 1
143 .Host.dr6 resq 1
144 .Host.dr7 resq 1
145
146 .Host.gdtr resb 10 ; GDT limit + linear address
147 .Host.gdtrPadding resw 1
148 .Host.idtr resb 10 ; IDT limit + linear address
149 .Host.idtrPadding resw 1
150 .Host.ldtr resw 1
151 .Host.ldtrPadding resw 1
152 .Host.tr resw 1
153 .Host.trPadding resw 1
154
155 .Host.SysEnter.cs resq 1
156 .Host.SysEnter.eip resq 1
157 .Host.SysEnter.esp resq 1
158 .Host.FSbase resq 1
159 .Host.GSbase resq 1
160 .Host.efer resq 1
161%endif ; 64-bit
162
163
164 ;
165 ; Hypervisor Context.
166 ; (Identical to .Host.*)
167 ;
168 alignb 32 ; the padding
169 .Hyper.fpu resb 512
170
171 .Hyper.edi resd 1
172 .Hyper.esi resd 1
173 .Hyper.ebp resd 1
174 .Hyper.eax resd 1
175 .Hyper.ebx resd 1
176 .Hyper.edx resd 1
177 .Hyper.ecx resd 1
178 .Hyper.esp resd 1
179 .Hyper.ss resw 1
180 .Hyper.ssPadding resw 1
181 .Hyper.gs resw 1
182 .Hyper.gsPadding resw 1
183 .Hyper.fs resw 1
184 .Hyper.fsPadding resw 1
185 .Hyper.es resw 1
186 .Hyper.esPadding resw 1
187 .Hyper.ds resw 1
188 .Hyper.dsPadding resw 1
189 .Hyper.cs resw 1
190 .Hyper.csPadding resw 1
191 .Hyper.eflags resd 1
192 .Hyper.eip resd 1
193 .Hyper.esHid.u32Base resd 1
194 .Hyper.esHid.u32Limit resd 1
195 .Hyper.esHid.Attr resd 1
196
197 .Hyper.csHid.u32Base resd 1
198 .Hyper.csHid.u32Limit resd 1
199 .Hyper.csHid.Attr resd 1
200
201 .Hyper.ssHid.u32Base resd 1
202 .Hyper.ssHid.u32Limit resd 1
203 .Hyper.ssHid.Attr resd 1
204
205 .Hyper.dsHid.u32Base resd 1
206 .Hyper.dsHid.u32Limit resd 1
207 .Hyper.dsHid.Attr resd 1
208
209 .Hyper.fsHid.u32Base resd 1
210 .Hyper.fsHid.u32Limit resd 1
211 .Hyper.fsHid.Attr resd 1
212
213 .Hyper.gsHid.u32Base resd 1
214 .Hyper.gsHid.u32Limit resd 1
215 .Hyper.gsHid.Attr resd 1
216
217 .Hyper.cr0 resd 1
218 .Hyper.cr2 resd 1
219 .Hyper.cr3 resd 1
220 .Hyper.cr4 resd 1
221
222 .Hyper.dr0 resd 1
223 .Hyper.dr1 resd 1
224 .Hyper.dr2 resd 1
225 .Hyper.dr3 resd 1
226 .Hyper.dr4 resd 1
227 .Hyper.dr5 resd 1
228 .Hyper.dr6 resd 1
229 .Hyper.dr7 resd 1
230
231 .Hyper.gdtr resb 6 ; GDT limit + linear address
232 .Hyper.gdtrPadding resw 1
233 .Hyper.gdtrPadding64 resd 1
234 .Hyper.idtr resb 6 ; IDT limit + linear address
235 .Hyper.idtrPadding resw 1
236 .Hyper.idtrPadding64 resd 1
237 .Hyper.ldtr resw 1
238 .Hyper.ldtrPadding resw 1
239 .Hyper.tr resw 1
240 .Hyper.trPadding resw 1
241
242 .Hyper.SysEnter.cs resb 8
243 .Hyper.SysEnter.eip resb 8
244 .Hyper.SysEnter.esp resb 8
245
246 .Hyper.ldtrHid.u32Base resd 1
247 .Hyper.ldtrHid.u32Limit resd 1
248 .Hyper.ldtrHid.Attr resd 1
249
250 .Hyper.trHid.u32Base resd 1
251 .Hyper.trHid.u32Limit resd 1
252 .Hyper.trHid.Attr resd 1
253
254 ; padding
255 .Hyper.padding resd 6
256
257
258
259 ;
260 ; Guest context state
261 ; (Identical to the two above chunks)
262 ;
263 alignb 32
264 .Guest.fpu resb 512
265
266 .Guest.edi resd 1
267 .Guest.esi resd 1
268 .Guest.ebp resd 1
269 .Guest.eax resd 1
270 .Guest.ebx resd 1
271 .Guest.edx resd 1
272 .Guest.ecx resd 1
273 .Guest.esp resd 1
274 .Guest.ss resw 1
275 .Guest.ssPadding resw 1
276 .Guest.gs resw 1
277 .Guest.gsPadding resw 1
278 .Guest.fs resw 1
279 .Guest.fsPadding resw 1
280 .Guest.es resw 1
281 .Guest.esPadding resw 1
282 .Guest.ds resw 1
283 .Guest.dsPadding resw 1
284 .Guest.cs resw 1
285 .Guest.csPadding resw 1
286 .Guest.eflags resd 1
287 .Guest.eip resd 1
288 .Guest.esHid.u32Base resd 1
289 .Guest.esHid.u32Limit resd 1
290 .Guest.esHid.Attr resd 1
291
292 .Guest.csHid.u32Base resd 1
293 .Guest.csHid.u32Limit resd 1
294 .Guest.csHid.Attr resd 1
295
296 .Guest.ssHid.u32Base resd 1
297 .Guest.ssHid.u32Limit resd 1
298 .Guest.ssHid.Attr resd 1
299
300 .Guest.dsHid.u32Base resd 1
301 .Guest.dsHid.u32Limit resd 1
302 .Guest.dsHid.Attr resd 1
303
304 .Guest.fsHid.u32Base resd 1
305 .Guest.fsHid.u32Limit resd 1
306 .Guest.fsHid.Attr resd 1
307
308 .Guest.gsHid.u32Base resd 1
309 .Guest.gsHid.u32Limit resd 1
310 .Guest.gsHid.Attr resd 1
311
312 .Guest.cr0 resd 1
313 .Guest.cr2 resd 1
314 .Guest.cr3 resd 1
315 .Guest.cr4 resd 1
316
317 .Guest.dr0 resd 1
318 .Guest.dr1 resd 1
319 .Guest.dr2 resd 1
320 .Guest.dr3 resd 1
321 .Guest.dr4 resd 1
322 .Guest.dr5 resd 1
323 .Guest.dr6 resd 1
324 .Guest.dr7 resd 1
325
326 .Guest.gdtr resb 6 ; GDT limit + linear address
327 .Guest.gdtrPadding resw 1
328 .Guest.gdtrPadding64 resd 1
329 .Guest.idtr resb 6 ; IDT limit + linear address
330 .Guest.idtrPadding resw 1
331 .Guest.idtrPadding64 resd 1
332 .Guest.ldtr resw 1
333 .Guest.ldtrPadding resw 1
334 .Guest.tr resw 1
335 .Guest.trPadding resw 1
336
337 .Guest.SysEnter.cs resb 8
338 .Guest.SysEnter.eip resb 8
339 .Guest.SysEnter.esp resb 8
340
341 .Guest.ldtrHid.u32Base resd 1
342 .Guest.ldtrHid.u32Limit resd 1
343 .Guest.ldtrHid.Attr resd 1
344
345 .Guest.trHid.u32Base resd 1
346 .Guest.trHid.u32Limit resd 1
347 .Guest.trHid.Attr resd 1
348
349 ; padding
350 .Guest.padding resd 6
351
352
353
354 ;
355 ; Other stuff.
356 ;
357 alignb 32
358 ; hypervisor core context.
359 .pHyperCoreR3 RTR3PTR_RES 1
360 .pHyperCoreR0 RTR0PTR_RES 1
361 .pHyperCoreGC RTGCPTR_RES 1
362 ;...
363 .fUseFlags resd 1
364 .fChanged resd 1
365 .fValidHiddenSelRegs resd 1
366
367 ; CPUID eax=1
368 .CPUFeatures.edx resd 1
369 .CPUFeatures.ecx resd 1
370 ; CR4 masks
371 .CR4.AndMask resd 1
372 .CR4.OrMask resd 1
373 ; entered rawmode?
374 .fRawEntered resb 1
375%if RTHCPTR_CB == 8
376 .abPadding resb 7
377%else
378 .abPadding resb 3
379%endif
380
381 ; CPUID leafs
382 .aGuestCpuIdStd resb 16*5
383 .aGuestCpuIdExt resb 16*10
384 .aGuestCpuIdCentaur resb 16*4
385 .GuestCpuIdDef resb 16
386
387 ; debug stuff...
388 .GuestEntry resb 800
389endstruc
390
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette