tstGIP-2.cpp@ 96572

Last change on this file since 96572 was 96407, checked in by vboxsync, 2 years ago
scm copyright and license note update
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 16.2 KB

Line
1	/* $Id: tstGIP-2.cpp 96407 2022-08-22 17:43:14Z vboxsync $ */
2	/** @file
3	* SUP Testcase - Global Info Page interface (ring 3).
4	*/
5
6	/*
7	* Copyright (C) 2006-2022 Oracle and/or its affiliates.
8	*
9	* This file is part of VirtualBox base platform packages, as
10	* available from https://www.virtualbox.org.
11	*
12	* This program is free software; you can redistribute it and/or
13	* modify it under the terms of the GNU General Public License
14	* as published by the Free Software Foundation, in version 3 of the
15	* License.
16	*
17	* This program is distributed in the hope that it will be useful, but
18	* WITHOUT ANY WARRANTY; without even the implied warranty of
19	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
20	* General Public License for more details.
21	*
22	* You should have received a copy of the GNU General Public License
23	* along with this program; if not, see <https://www.gnu.org/licenses>.
24	*
25	* The contents of this file may alternatively be used under the terms
26	* of the Common Development and Distribution License Version 1.0
27	* (CDDL), a copy of it is provided in the "COPYING.CDDL" file included
28	* in the VirtualBox distribution, in which case the provisions of the
29	* CDDL are applicable instead of those of the GPL.
30	*
31	* You may elect to license modified versions of this file under the
32	* terms and conditions of either the GPL or the CDDL or both.
33	*
34	* SPDX-License-Identifier: GPL-3.0-only OR CDDL-1.0
35	*/
36
37
38	/*********************************************************************************************************************************
39	* Header Files *
40	*********************************************************************************************************************************/
41	#include <VBox/sup.h>
42	#include <iprt/errcore.h>
43	#include <VBox/param.h>
44	#include <iprt/asm.h>
45	#include <iprt/assert.h>
46	#include <iprt/alloc.h>
47	#include <iprt/thread.h>
48	#include <iprt/stream.h>
49	#include <iprt/string.h>
50	#include <iprt/initterm.h>
51	#include <iprt/getopt.h>
52	#include <iprt/x86.h>
53
54
55	/**
56	* Entry point.
57	*/
58	extern "C" DECLEXPORT(int) TrustedMain(int argc, char **argv)
59	{
60	RTR3InitExe(argc, &argv, 0);
61
62	/*
63	* Parse args
64	*/
65	static const RTGETOPTDEF g_aOptions[] =
66	{
67	{ "--iterations", 'i', RTGETOPT_REQ_INT32 },
68	{ "--hex", 'h', RTGETOPT_REQ_NOTHING },
69	{ "--decimal", 'd', RTGETOPT_REQ_NOTHING },
70	{ "--spin", 's', RTGETOPT_REQ_NOTHING },
71	{ "--reference", 'r', RTGETOPT_REQ_UINT64 }, /* reference value of CpuHz, display the
72	* CpuHz deviation in a separate column. */
73	{ "--notestmode", 't', RTGETOPT_REQ_NOTHING } /* don't run GIP in test-mode (atm, test-mode
74	* implies updating GIP CpuHz even when invariant) */
75	};
76
77	bool fHex = true;
78	bool fSpin = false;
79	bool fCompat = true;
80	bool fTestMode = true;
81	int ch;
82	uint32_t cIterations = 40;
83	uint64_t uCpuHzRef = UINT64_MAX;
84	RTGETOPTUNION ValueUnion;
85	RTGETOPTSTATE GetState;
86	RTGetOptInit(&GetState, argc, argv, g_aOptions, RT_ELEMENTS(g_aOptions), 1, RTGETOPTINIT_FLAGS_NO_STD_OPTS);
87	while ((ch = RTGetOpt(&GetState, &ValueUnion)))
88	{
89	switch (ch)
90	{
91	case 'i':
92	cIterations = ValueUnion.u32;
93	break;
94
95	case 'd':
96	fHex = false;
97	break;
98
99	case 'h':
100	fHex = true;
101	break;
102
103	case 's':
104	fSpin = true;
105	break;
106
107	case 'r':
108	uCpuHzRef = ValueUnion.u64;
109	break;
110
111	case 't':
112	fTestMode = false;
113	break;
114
115	default:
116	return RTGetOptPrintError(ch, &ValueUnion);
117	}
118	}
119
120	/*
121	* Init
122	*/
123	PSUPDRVSESSION pSession = NIL_RTR0PTR;
124	int rc = SUPR3Init(&pSession);
125	if (RT_SUCCESS(rc))
126	{
127	if (g_pSUPGlobalInfoPage)
128	{
129	uint64_t uCpuHzOverallDeviation = 0;
130	uint32_t cCpuHzNotCompat = 0;
131	int64_t iCpuHzMaxDeviation = 0;
132	int32_t cCpuHzOverallDevCnt = 0;
133	uint32_t cCpuHzChecked = 0;
134
135	/* Pick current CpuHz as the reference if none was specified. */
136	if (uCpuHzRef == UINT64_MAX)
137	uCpuHzRef = SUPGetCpuHzFromGip(g_pSUPGlobalInfoPage);
138
139	if ( fTestMode
140	&& g_pSUPGlobalInfoPage->u32Mode == SUPGIPMODE_INVARIANT_TSC)
141	SUPR3GipSetFlags(SUPGIP_FLAGS_TESTING_ENABLE, UINT32_MAX);
142
143	RTPrintf("tstGIP-2: u32Mode=%d (%s) fTestMode=%RTbool u32Version=%#x fGetGipCpu=%#RX32 cPages=%#RX32\n",
144	g_pSUPGlobalInfoPage->u32Mode,
145	SUPGetGIPModeName(g_pSUPGlobalInfoPage),
146	fTestMode,
147	g_pSUPGlobalInfoPage->u32Version,
148	g_pSUPGlobalInfoPage->fGetGipCpu,
149	g_pSUPGlobalInfoPage->cPages);
150	RTPrintf("tstGIP-2: cCpus=%d cPossibleCpus=%d cPossibleCpuGroups=%d cPresentCpus=%d cOnlineCpus=%d idCpuMax=%#x\n",
151	g_pSUPGlobalInfoPage->cCpus,
152	g_pSUPGlobalInfoPage->cPossibleCpus,
153	g_pSUPGlobalInfoPage->cPossibleCpuGroups,
154	g_pSUPGlobalInfoPage->cPresentCpus,
155	g_pSUPGlobalInfoPage->cOnlineCpus,
156	g_pSUPGlobalInfoPage->idCpuMax);
157	RTPrintf("tstGIP-2: u32UpdateHz=%RU32 u32UpdateIntervalNS=%RU32 u64NanoTSLastUpdateHz=%RX64 u64CpuHz=%RU64 uCpuHzRef=%RU64\n",
158	g_pSUPGlobalInfoPage->u32UpdateHz,
159	g_pSUPGlobalInfoPage->u32UpdateIntervalNS,
160	g_pSUPGlobalInfoPage->u64NanoTSLastUpdateHz,
161	g_pSUPGlobalInfoPage->u64CpuHz,
162	uCpuHzRef);
163	for (uint32_t iCpu = 0; iCpu < g_pSUPGlobalInfoPage->cCpus; iCpu++)
164	if (g_pSUPGlobalInfoPage->aCPUs[iCpu].enmState != SUPGIPCPUSTATE_INVALID)
165	{
166	SUPGIPCPU const *pGipCpu = &g_pSUPGlobalInfoPage->aCPUs[iCpu];
167	RTPrintf("tstGIP-2: aCPU[%3u]: enmState=%d iCpuSet=%-3u idCpu=%#010x iCpuGroup=%-2u iCpuGroupMember=%-3u idApic=%#06x\n",
168	iCpu, pGipCpu->enmState, pGipCpu->iCpuSet, pGipCpu->idCpu, pGipCpu->iCpuGroup,
169	pGipCpu->iCpuGroupMember, pGipCpu->idApic);
170	}
171
172	RTPrintf(fHex
173	? "tstGIP-2: it: u64NanoTS delta u64TSC UpIntTSC H TransId CpuHz %sTSC Interval History...\n"
174	: "tstGIP-2: it: u64NanoTS delta u64TSC UpIntTSC H TransId CpuHz %sTSC Interval History...\n",
175	uCpuHzRef ? " CpuHz deviation Compat " : "");
176	static SUPGIPCPU s_aaCPUs[2][RTCPUSET_MAX_CPUS];
177	for (uint32_t i = 0; i < cIterations; i++)
178	{
179	/* Copy the data. */
180	memcpy(&s_aaCPUs[i & 1][0], &g_pSUPGlobalInfoPage->aCPUs[0], g_pSUPGlobalInfoPage->cCpus * sizeof(g_pSUPGlobalInfoPage->aCPUs[0]));
181
182	/* Display it & find something to spin on. */
183	uint32_t u32TransactionId = 0;
184	uint32_t volatile *pu32TransactionId = NULL;
185	for (unsigned iCpu = 0; iCpu < g_pSUPGlobalInfoPage->cCpus; iCpu++)
186	if (g_pSUPGlobalInfoPage->aCPUs[iCpu].enmState == SUPGIPCPUSTATE_ONLINE)
187	{
188	char szCpuHzDeviation[32];
189	PSUPGIPCPU pPrevCpu = &s_aaCPUs[!(i & 1)][iCpu];
190	PSUPGIPCPU pCpu = &s_aaCPUs[i & 1][iCpu];
191	if (uCpuHzRef)
192	{
193	/* Only CPU 0 is updated for invariant & sync modes, see supdrvGipUpdate(). */
194	if ( iCpu == 0
195	\|\| g_pSUPGlobalInfoPage->u32Mode == SUPGIPMODE_ASYNC_TSC)
196	{
197	/* Wait until the history validation code takes effect. */
198	if (pCpu->u32TransactionId > 23 + (8 * 2) + 1)
199	{
200	int64_t iCpuHzDeviation = pCpu->u64CpuHz - uCpuHzRef;
201	uint64_t uCpuHzDeviation = RT_ABS(iCpuHzDeviation);
202	bool fCurHzCompat = SUPIsTscFreqCompatibleEx(uCpuHzRef, pCpu->u64CpuHz, false /fRelax/);
203	if (uCpuHzDeviation <= 999999999)
204	{
205	if (RT_ABS(iCpuHzDeviation) > RT_ABS(iCpuHzMaxDeviation))
206	iCpuHzMaxDeviation = iCpuHzDeviation;
207	uCpuHzOverallDeviation += uCpuHzDeviation;
208	cCpuHzOverallDevCnt++;
209	uint32_t uPct = (uint32_t)(uCpuHzDeviation * 100000 / uCpuHzRef + 5);
210	RTStrPrintf(szCpuHzDeviation, sizeof(szCpuHzDeviation), "%10RI64%3d.%02d%% %RTbool ",
211	iCpuHzDeviation, uPct / 1000, (uPct % 1000) / 10, fCurHzCompat);
212	}
213	else
214	{
215	RTStrPrintf(szCpuHzDeviation, sizeof(szCpuHzDeviation), "%17s %RTbool ", "?",
216	fCurHzCompat);
217	}
218
219	if (!fCurHzCompat)
220	++cCpuHzNotCompat;
221	fCompat &= fCurHzCompat;
222	++cCpuHzChecked;
223	}
224	else
225	RTStrPrintf(szCpuHzDeviation, sizeof(szCpuHzDeviation), "%25s ", "priming");
226	}
227	else
228	RTStrPrintf(szCpuHzDeviation, sizeof(szCpuHzDeviation), "%25s ", "");
229	}
230	else
231	szCpuHzDeviation[0] = '\0';
232	RTPrintf(fHex
233	? "tstGIP-2: %4d/%d: %016llx %09llx %016llx %08x %d %08x %15llu %s%08x %08x %08x %08x %08x %08x %08x %08x (%d)\n"
234	: "tstGIP-2: %4d/%d: %016llu %09llu %016llu %010u %d %010u %15llu %s%08x %08x %08x %08x %08x %08x %08x %08x (%d)\n",
235	i, iCpu,
236	pCpu->u64NanoTS,
237	i ? pCpu->u64NanoTS - pPrevCpu->u64NanoTS : 0,
238	pCpu->u64TSC,
239	pCpu->u32UpdateIntervalTSC,
240	pCpu->iTSCHistoryHead,
241	pCpu->u32TransactionId,
242	pCpu->u64CpuHz,
243	szCpuHzDeviation,
244	pCpu->au32TSCHistory[0],
245	pCpu->au32TSCHistory[1],
246	pCpu->au32TSCHistory[2],
247	pCpu->au32TSCHistory[3],
248	pCpu->au32TSCHistory[4],
249	pCpu->au32TSCHistory[5],
250	pCpu->au32TSCHistory[6],
251	pCpu->au32TSCHistory[7],
252	pCpu->cErrors);
253	if (!pu32TransactionId)
254	{
255	pu32TransactionId = &g_pSUPGlobalInfoPage->aCPUs[iCpu].u32TransactionId;
256	u32TransactionId = pCpu->u32TransactionId;
257	}
258	}
259
260	/* Wait a bit / spin. */
261	if (!fSpin)
262	RTThreadSleep(9);
263	else
264	{
265	if (pu32TransactionId)
266	{
267	uint32_t uTmp;
268	while ( u32TransactionId == (uTmp = *pu32TransactionId)
269	\|\| (uTmp & 1))
270	ASMNopPause();
271	}
272	else
273	RTThreadSleep(1);
274	}
275	}
276
277	/*
278	* Display TSC deltas.
279	*
280	* First iterative over the APIC ID array to get mostly consistent CPUID to APIC ID mapping.
281	* Then iterate over the offline CPUs. It is possible that there's a race between the online/offline
282	* states between the two iterations, but that cannot be helped from ring-3 anyway and not a biggie.
283	*/
284	RTPrintf("tstGIP-2: TSC deltas:\n");
285	RTPrintf("tstGIP-2: idApic: i64TSCDelta\n");
286	for (uint32_t i = 0; i < RT_ELEMENTS(g_pSUPGlobalInfoPage->aiCpuFromApicId); i++)
287	{
288	uint16_t iCpu = g_pSUPGlobalInfoPage->aiCpuFromApicId[i];
289	if (iCpu != UINT16_MAX)
290	RTPrintf("tstGIP-2: %#7x: %6lld (grp=%#04x mbr=%#05x set=%d cpu=%#05x)\n",
291	g_pSUPGlobalInfoPage->aCPUs[iCpu].idApic, g_pSUPGlobalInfoPage->aCPUs[iCpu].i64TSCDelta,
292	g_pSUPGlobalInfoPage->aCPUs[iCpu].iCpuGroup, g_pSUPGlobalInfoPage->aCPUs[iCpu].iCpuGroupMember,
293	g_pSUPGlobalInfoPage->aCPUs[iCpu].iCpuSet, iCpu);
294	}
295
296	for (uint32_t iCpu = 0; iCpu < g_pSUPGlobalInfoPage->cCpus; iCpu++)
297	if (g_pSUPGlobalInfoPage->aCPUs[iCpu].idApic == UINT16_MAX)
298	RTPrintf("tstGIP-2: offline: %6lld (grp=%#04x mbr=%#05x set=%d cpu=%#05x)\n",
299	g_pSUPGlobalInfoPage->aCPUs[iCpu].i64TSCDelta, g_pSUPGlobalInfoPage->aCPUs[iCpu].iCpuGroup,
300	g_pSUPGlobalInfoPage->aCPUs[iCpu].iCpuGroupMember, g_pSUPGlobalInfoPage->aCPUs[iCpu].iCpuSet, iCpu);
301
302	RTPrintf("tstGIP-2: enmUseTscDelta=%d fGetGipCpu=%#x\n",
303	g_pSUPGlobalInfoPage->enmUseTscDelta, g_pSUPGlobalInfoPage->fGetGipCpu);
304	if (uCpuHzRef)
305	{
306	if (cCpuHzOverallDevCnt)
307	{
308	uint32_t uPct = (uint32_t)(uCpuHzOverallDeviation * 100000 / cCpuHzOverallDevCnt / uCpuHzRef + 5);
309	RTPrintf("tstGIP-2: Average CpuHz deviation: %d.%02d%%\n",
310	uPct / 1000, (uPct % 1000) / 10);
311
312	uint32_t uMaxPct = (uint32_t)(RT_ABS(iCpuHzMaxDeviation) * 100000 / uCpuHzRef + 5);
313	RTPrintf("tstGIP-2: Maximum CpuHz deviation: %d.%02d%% (%RI64 ticks)\n",
314	uMaxPct / 1000, (uMaxPct % 1000) / 10, iCpuHzMaxDeviation);
315	}
316	else
317	{
318	RTPrintf("tstGIP-2: Average CpuHz deviation: ??.??\n");
319	RTPrintf("tstGIP-2: Average CpuHz deviation: ??.??\n");
320	}
321
322	RTPrintf("tstGIP-2: CpuHz compatibility: %RTbool (incompatible %u of %u times w/ %RU64 Hz - %s GIP)\n", fCompat,
323	cCpuHzNotCompat, cCpuHzChecked, uCpuHzRef, SUPGetGIPModeName(g_pSUPGlobalInfoPage));
324
325	if ( !fCompat
326	&& g_pSUPGlobalInfoPage->u32Mode == SUPGIPMODE_INVARIANT_TSC)
327	rc = -1;
328	}
329
330	/* Disable GIP test mode. */
331	if (fTestMode)
332	SUPR3GipSetFlags(0, ~SUPGIP_FLAGS_TESTING_ENABLE);
333	}
334	else
335	{
336	RTPrintf("tstGIP-2: g_pSUPGlobalInfoPage is NULL\n");
337	rc = -1;
338	}
339
340	SUPR3Term(false /fForced/);
341	}
342	else
343	RTPrintf("tstGIP-2: SUPR3Init failed: %Rrc\n", rc);
344	return !!rc;
345	}
346
347	#if !defined(VBOX_WITH_HARDENING) \|\| !defined(RT_OS_WINDOWS)
348	/**
349	* Main entry point.
350	*/
351	int main(int argc, char **argv)
352	{
353	return TrustedMain(argc, argv);
354	}
355	#endif
356

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/HostDrivers/Support/testcase/tstGIP-2.cpp@ 96572

Download in other formats: