VirtualBox

source: vbox/trunk/src/VBox/Devices/PC/DevPcBios.cpp@ 32204

Last change on this file since 32204 was 31209, checked in by vboxsync, 14 years ago

DevPcBios.cpp: Do the reset after loading the lanboot ROM and fill the shadow pages the same way each time.

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 46.7 KB
Line 
1/* $Id: DevPcBios.cpp 31209 2010-07-29 13:11:00Z vboxsync $ */
2/** @file
3 * PC BIOS Device.
4 */
5
6/*
7 * Copyright (C) 2006-2008 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18/*******************************************************************************
19* Header Files *
20*******************************************************************************/
21#define LOG_GROUP LOG_GROUP_DEV_PC_BIOS
22#include <VBox/pdmdev.h>
23#include <VBox/mm.h>
24#include <VBox/pgm.h>
25
26#include <VBox/log.h>
27#include <iprt/asm.h>
28#include <iprt/assert.h>
29#include <iprt/buildconfig.h>
30#include <iprt/file.h>
31#include <iprt/mem.h>
32#include <iprt/string.h>
33#include <iprt/uuid.h>
34#include <VBox/err.h>
35#include <VBox/param.h>
36
37#include "../Builtins.h"
38#include "../Builtins2.h"
39#include "DevPcBios.h"
40#include "DevFwCommon.h"
41
42#define NET_BOOT_DEVS 4
43
44
45/** @page pg_devbios_cmos_assign CMOS Assignments (BIOS)
46 *
47 * The BIOS uses a CMOS to store configuration data.
48 * It is currently used as follows:
49 *
50 * @verbatim
51 First CMOS bank (offsets 0x00 to 0x7f):
52 Base memory:
53 0x15
54 0x16
55 Extended memory:
56 0x17
57 0x18
58 0x30
59 0x31
60 Amount of memory above 16M and below 4GB in 64KB units:
61 0x34
62 0x35
63 Boot device (BOCHS bios specific):
64 0x3d
65 0x38
66 0x3c
67 PXE debug:
68 0x3f
69 Floppy drive type:
70 0x10
71 Equipment byte:
72 0x14
73 First HDD:
74 0x19
75 0x1e - 0x25
76 Second HDD:
77 0x1a
78 0x26 - 0x2d
79 Third HDD:
80 0x67 - 0x6e
81 Fourth HDD:
82 0x70 - 0x77
83 Extended:
84 0x12
85 First Sata HDD:
86 0x40 - 0x47
87 Second Sata HDD:
88 0x48 - 0x4f
89 Third Sata HDD:
90 0x50 - 0x57
91 Fourth Sata HDD:
92 0x58 - 0x5f
93 Number of CPUs:
94 0x60
95 RAM above 4G in 64KB units:
96 0x61 - 0x65
97
98 Second CMOS bank (offsets 0x80 to 0xff):
99 Reserved for internal use by PXE ROM:
100 0x80 - 0x81
101 First net boot device PCI bus/dev/fn:
102 0x82 - 0x83
103 Second to third net boot devices:
104 0x84 - 0x89
105@endverbatim
106 *
107 * @todo Mark which bits are compatible with which BIOSes and
108 * which are our own definitions.
109 */
110
111
112/*******************************************************************************
113* Structures and Typedefs *
114*******************************************************************************/
115
116/**
117 * The boot device.
118 */
119typedef enum DEVPCBIOSBOOT
120{
121 DEVPCBIOSBOOT_NONE,
122 DEVPCBIOSBOOT_FLOPPY,
123 DEVPCBIOSBOOT_HD,
124 DEVPCBIOSBOOT_DVD,
125 DEVPCBIOSBOOT_LAN
126} DEVPCBIOSBOOT;
127
128/**
129 * PC Bios instance data structure.
130 */
131typedef struct DEVPCBIOS
132{
133 /** Pointer back to the device instance. */
134 PPDMDEVINS pDevIns;
135
136 /** Boot devices (ordered). */
137 DEVPCBIOSBOOT aenmBootDevice[4];
138 /** RAM size (in bytes). */
139 uint64_t cbRam;
140 /** RAM hole size (in bytes). */
141 uint32_t cbRamHole;
142 /** Bochs shutdown index. */
143 uint32_t iShutdown;
144 /** Floppy device. */
145 char *pszFDDevice;
146 /** Harddisk device. */
147 char *pszHDDevice;
148 /** Sata harddisk device. */
149 char *pszSataDevice;
150 /** LUN of the four harddisks which are emulated as IDE. */
151 uint32_t iSataHDLUN[4];
152 /** Bios message buffer. */
153 char szMsg[256];
154 /** Bios message buffer index. */
155 uint32_t iMsg;
156 /** The system BIOS ROM data. */
157 uint8_t *pu8PcBios;
158 /** The size of the system BIOS ROM. */
159 uint64_t cbPcBios;
160 /** The name of the BIOS ROM file. */
161 char *pszPcBiosFile;
162 /** The LAN boot ROM data. */
163 uint8_t *pu8LanBoot;
164 /** The name of the LAN boot ROM file. */
165 char *pszLanBootFile;
166 /** The size of the LAN boot ROM. */
167 uint64_t cbLanBoot;
168 /** The DMI tables. */
169 uint8_t au8DMIPage[0x1000];
170 /** The boot countdown (in seconds). */
171 uint8_t uBootDelay;
172 /** I/O-APIC enabled? */
173 uint8_t u8IOAPIC;
174 /** PXE debug logging enabled? */
175 uint8_t u8PXEDebug;
176 /** PXE boot PCI bus/dev/fn list. */
177 uint16_t au16NetBootDev[NET_BOOT_DEVS];
178 /** Number of logical CPUs in guest */
179 uint16_t cCpus;
180} DEVPCBIOS, *PDEVPCBIOS;
181
182
183/* Attempt to guess the LCHS disk geometry from the MS-DOS master boot
184 * record (partition table). */
185static int biosGuessDiskLCHS(PPDMIBLOCK pBlock, PPDMMEDIAGEOMETRY pLCHSGeometry)
186{
187 uint8_t aMBR[512], *p;
188 int rc;
189 uint32_t iEndHead, iEndSector, cLCHSCylinders, cLCHSHeads, cLCHSSectors;
190
191 if (!pBlock)
192 return VERR_INVALID_PARAMETER;
193 rc = pBlock->pfnRead(pBlock, 0, aMBR, sizeof(aMBR));
194 if (RT_FAILURE(rc))
195 return rc;
196 /* Test MBR magic number. */
197 if (aMBR[510] != 0x55 || aMBR[511] != 0xaa)
198 return VERR_INVALID_PARAMETER;
199 for (uint32_t i = 0; i < 4; i++)
200 {
201 /* Figure out the start of a partition table entry. */
202 p = &aMBR[0x1be + i * 16];
203 iEndHead = p[5];
204 iEndSector = p[6] & 63;
205 if ((p[12] | p[13] | p[14] | p[15]) && iEndSector & iEndHead)
206 {
207 /* Assumption: partition terminates on a cylinder boundary. */
208 cLCHSHeads = iEndHead + 1;
209 cLCHSSectors = iEndSector;
210 cLCHSCylinders = RT_MIN(1024, pBlock->pfnGetSize(pBlock) / (512 * cLCHSHeads * cLCHSSectors));
211 if (cLCHSCylinders >= 1)
212 {
213 pLCHSGeometry->cCylinders = cLCHSCylinders;
214 pLCHSGeometry->cHeads = cLCHSHeads;
215 pLCHSGeometry->cSectors = cLCHSSectors;
216 Log(("%s: LCHS=%d %d %d\n", __FUNCTION__, cLCHSCylinders, cLCHSHeads, cLCHSSectors));
217 return VINF_SUCCESS;
218 }
219 }
220 }
221 return VERR_INVALID_PARAMETER;
222}
223
224
225/**
226 * Write to CMOS memory.
227 * This is used by the init complete code.
228 */
229static void pcbiosCmosWrite(PPDMDEVINS pDevIns, int off, uint32_t u32Val)
230{
231 Assert(off < 256);
232 Assert(u32Val < 256);
233
234#if 1
235 int rc = PDMDevHlpCMOSWrite(pDevIns, off, u32Val);
236 AssertRC(rc);
237#else
238 PVM pVM = PDMDevHlpGetVM(pDevIns);
239 IOMIOPortWrite(pVM, 0x70, off, 1);
240 IOMIOPortWrite(pVM, 0x71, u32Val, 1);
241 IOMIOPortWrite(pVM, 0x70, 0, 1);
242#endif
243}
244
245/* -=-=-=-=-=-=- based on code from pc.c -=-=-=-=-=-=- */
246
247/**
248 * Initializes the CMOS data for one harddisk.
249 */
250static void pcbiosCmosInitHardDisk(PPDMDEVINS pDevIns, int offType, int offInfo, PCPDMMEDIAGEOMETRY pLCHSGeometry)
251{
252 Log2(("%s: offInfo=%#x: LCHS=%d/%d/%d\n", __FUNCTION__, offInfo, pLCHSGeometry->cCylinders, pLCHSGeometry->cHeads, pLCHSGeometry->cSectors));
253 if (offType)
254 pcbiosCmosWrite(pDevIns, offType, 48);
255 /* Cylinders low */
256 pcbiosCmosWrite(pDevIns, offInfo + 0, RT_MIN(pLCHSGeometry->cCylinders, 1024) & 0xff);
257 /* Cylinders high */
258 pcbiosCmosWrite(pDevIns, offInfo + 1, RT_MIN(pLCHSGeometry->cCylinders, 1024) >> 8);
259 /* Heads */
260 pcbiosCmosWrite(pDevIns, offInfo + 2, pLCHSGeometry->cHeads);
261 /* Landing zone low */
262 pcbiosCmosWrite(pDevIns, offInfo + 3, 0xff);
263 /* Landing zone high */
264 pcbiosCmosWrite(pDevIns, offInfo + 4, 0xff);
265 /* Write precomp low */
266 pcbiosCmosWrite(pDevIns, offInfo + 5, 0xff);
267 /* Write precomp high */
268 pcbiosCmosWrite(pDevIns, offInfo + 6, 0xff);
269 /* Sectors */
270 pcbiosCmosWrite(pDevIns, offInfo + 7, pLCHSGeometry->cSectors);
271}
272
273/**
274 * Set logical CHS geometry for a hard disk
275 *
276 * @returns VBox status code.
277 * @param pBase Base interface for the device.
278 * @param pHardDisk The hard disk.
279 * @param pLCHSGeometry Where to store the geometry settings.
280 */
281static int setLogicalDiskGeometry(PPDMIBASE pBase, PPDMIBLOCKBIOS pHardDisk, PPDMMEDIAGEOMETRY pLCHSGeometry)
282{
283 PDMMEDIAGEOMETRY LCHSGeometry;
284 int rc = VINF_SUCCESS;
285
286 rc = pHardDisk->pfnGetLCHSGeometry(pHardDisk, &LCHSGeometry);
287 if ( rc == VERR_PDM_GEOMETRY_NOT_SET
288 || LCHSGeometry.cCylinders == 0
289 || LCHSGeometry.cHeads == 0
290 || LCHSGeometry.cHeads > 255
291 || LCHSGeometry.cSectors == 0
292 || LCHSGeometry.cSectors > 63)
293 {
294 PPDMIBLOCK pBlock;
295 pBlock = PDMIBASE_QUERY_INTERFACE(pBase, PDMIBLOCK);
296 /* No LCHS geometry, autodetect and set. */
297 rc = biosGuessDiskLCHS(pBlock, &LCHSGeometry);
298 if (RT_FAILURE(rc))
299 {
300 /* Try if PCHS geometry works, otherwise fall back. */
301 rc = pHardDisk->pfnGetPCHSGeometry(pHardDisk, &LCHSGeometry);
302 }
303 if ( RT_FAILURE(rc)
304 || LCHSGeometry.cCylinders == 0
305 || LCHSGeometry.cCylinders > 1024
306 || LCHSGeometry.cHeads == 0
307 || LCHSGeometry.cHeads > 16
308 || LCHSGeometry.cSectors == 0
309 || LCHSGeometry.cSectors > 63)
310 {
311 uint64_t cSectors = pBlock->pfnGetSize(pBlock) / 512;
312 if (cSectors / 16 / 63 <= 1024)
313 {
314 LCHSGeometry.cCylinders = RT_MAX(cSectors / 16 / 63, 1);
315 LCHSGeometry.cHeads = 16;
316 }
317 else if (cSectors / 32 / 63 <= 1024)
318 {
319 LCHSGeometry.cCylinders = RT_MAX(cSectors / 32 / 63, 1);
320 LCHSGeometry.cHeads = 32;
321 }
322 else if (cSectors / 64 / 63 <= 1024)
323 {
324 LCHSGeometry.cCylinders = cSectors / 64 / 63;
325 LCHSGeometry.cHeads = 64;
326 }
327 else if (cSectors / 128 / 63 <= 1024)
328 {
329 LCHSGeometry.cCylinders = cSectors / 128 / 63;
330 LCHSGeometry.cHeads = 128;
331 }
332 else
333 {
334 LCHSGeometry.cCylinders = RT_MIN(cSectors / 255 / 63, 1024);
335 LCHSGeometry.cHeads = 255;
336 }
337 LCHSGeometry.cSectors = 63;
338
339 }
340 rc = pHardDisk->pfnSetLCHSGeometry(pHardDisk, &LCHSGeometry);
341 if (rc == VERR_VD_IMAGE_READ_ONLY)
342 {
343 LogRel(("DevPcBios: ATA failed to update LCHS geometry, read only\n"));
344 rc = VINF_SUCCESS;
345 }
346 else if (rc == VERR_PDM_GEOMETRY_NOT_SET)
347 {
348 LogRel(("DevPcBios: ATA failed to update LCHS geometry, backend refused\n"));
349 rc = VINF_SUCCESS;
350 }
351 }
352
353 *pLCHSGeometry = LCHSGeometry;
354
355 return rc;
356}
357
358/**
359 * Get BIOS boot code from enmBootDevice in order
360 *
361 * @todo r=bird: This is a rather silly function since the conversion is 1:1.
362 */
363static uint8_t getBiosBootCode(PDEVPCBIOS pThis, unsigned iOrder)
364{
365 switch (pThis->aenmBootDevice[iOrder])
366 {
367 case DEVPCBIOSBOOT_NONE:
368 return 0;
369 case DEVPCBIOSBOOT_FLOPPY:
370 return 1;
371 case DEVPCBIOSBOOT_HD:
372 return 2;
373 case DEVPCBIOSBOOT_DVD:
374 return 3;
375 case DEVPCBIOSBOOT_LAN:
376 return 4;
377 default:
378 AssertMsgFailed(("aenmBootDevice[%d]=%d\n", iOrder, pThis->aenmBootDevice[iOrder]));
379 return 0;
380 }
381}
382
383
384/**
385 * Init complete notification.
386 * This routine will write information needed by the bios to the CMOS.
387 *
388 * @returns VBOX status code.
389 * @param pDevIns The device instance.
390 * @see http://www.brl.ntt.co.jp/people/takehiko/interrupt/CMOS.LST.txt for
391 * a description of standard and non-standard CMOS registers.
392 */
393static DECLCALLBACK(int) pcbiosInitComplete(PPDMDEVINS pDevIns)
394{
395 PDEVPCBIOS pThis = PDMINS_2_DATA(pDevIns, PDEVPCBIOS);
396 uint32_t u32;
397 unsigned i;
398 PVM pVM = PDMDevHlpGetVM(pDevIns);
399 PPDMIBLOCKBIOS apHDs[4] = {0};
400 PPDMIBLOCKBIOS apFDs[2] = {0};
401 AssertRelease(pVM);
402 LogFlow(("pcbiosInitComplete:\n"));
403
404 /*
405 * Memory sizes.
406 */
407 /* base memory. */
408 u32 = pThis->cbRam > 640 ? 640 : (uint32_t)pThis->cbRam / _1K; /* <-- this test is wrong, but it doesn't matter since we never assign less than 1MB */
409 pcbiosCmosWrite(pDevIns, 0x15, u32 & 0xff); /* 15h - Base Memory in K, Low Byte */
410 pcbiosCmosWrite(pDevIns, 0x16, u32 >> 8); /* 16h - Base Memory in K, High Byte */
411
412 /* Extended memory, up to 65MB */
413 u32 = pThis->cbRam >= 65 * _1M ? 0xffff : ((uint32_t)pThis->cbRam - _1M) / _1K;
414 pcbiosCmosWrite(pDevIns, 0x17, u32 & 0xff); /* 17h - Extended Memory in K, Low Byte */
415 pcbiosCmosWrite(pDevIns, 0x18, u32 >> 8); /* 18h - Extended Memory in K, High Byte */
416 pcbiosCmosWrite(pDevIns, 0x30, u32 & 0xff); /* 30h - Extended Memory in K, Low Byte */
417 pcbiosCmosWrite(pDevIns, 0x31, u32 >> 8); /* 31h - Extended Memory in K, High Byte */
418
419 /* Bochs BIOS specific? Anyway, it's the amount of memory above 16MB
420 and below 4GB (as it can only hold 4GB+16M). We have to chop off the
421 top 2MB or it conflict with what the ACPI tables return. (Should these
422 be adjusted, we still have to chop it at 0xfffc0000 or it'll conflict
423 with the high BIOS mapping.) */
424 uint64_t const offRamHole = _4G - pThis->cbRamHole;
425 if (pThis->cbRam > 16 * _1M)
426 u32 = (uint32_t)( (RT_MIN(RT_MIN(pThis->cbRam, offRamHole), UINT32_C(0xffe00000)) - 16U * _1M) / _64K );
427 else
428 u32 = 0;
429 pcbiosCmosWrite(pDevIns, 0x34, u32 & 0xff);
430 pcbiosCmosWrite(pDevIns, 0x35, u32 >> 8);
431
432 /* Bochs/VBox BIOS specific way of specifying memory above 4GB in 64KB units.
433 Bochs got these in a different location which we've already used for SATA,
434 it also lacks the last two. */
435 uint64_t c64KBAbove4GB;
436 if (pThis->cbRam <= offRamHole)
437 c64KBAbove4GB = 0;
438 else
439 {
440 c64KBAbove4GB = (pThis->cbRam - offRamHole) / _64K;
441 /* Make sure it doesn't hit the limits of the current BIOS code. */
442 AssertLogRelMsgReturn((c64KBAbove4GB >> (3 * 8)) < 255, ("%#RX64\n", c64KBAbove4GB), VERR_OUT_OF_RANGE);
443 }
444 pcbiosCmosWrite(pDevIns, 0x61, c64KBAbove4GB & 0xff);
445 pcbiosCmosWrite(pDevIns, 0x62, (c64KBAbove4GB >> 8) & 0xff);
446 pcbiosCmosWrite(pDevIns, 0x63, (c64KBAbove4GB >> 16) & 0xff);
447 pcbiosCmosWrite(pDevIns, 0x64, (c64KBAbove4GB >> 24) & 0xff);
448 pcbiosCmosWrite(pDevIns, 0x65, (c64KBAbove4GB >> 32) & 0xff);
449
450 /*
451 * Number of CPUs.
452 */
453 pcbiosCmosWrite(pDevIns, 0x60, pThis->cCpus & 0xff);
454
455 /*
456 * Bochs BIOS specifics - boot device.
457 * We do both new and old (ami-style) settings.
458 * See rombios.c line ~7215 (int19_function).
459 */
460
461 uint8_t reg3d = getBiosBootCode(pThis, 0) | (getBiosBootCode(pThis, 1) << 4);
462 uint8_t reg38 = /* pcbiosCmosRead(pDevIns, 0x38) | */ getBiosBootCode(pThis, 2) << 4;
463 /* This is an extension. Bochs BIOS normally supports only 3 boot devices. */
464 uint8_t reg3c = getBiosBootCode(pThis, 3) | (pThis->uBootDelay << 4);
465 pcbiosCmosWrite(pDevIns, 0x3d, reg3d);
466 pcbiosCmosWrite(pDevIns, 0x38, reg38);
467 pcbiosCmosWrite(pDevIns, 0x3c, reg3c);
468
469 /*
470 * PXE debug option.
471 */
472 pcbiosCmosWrite(pDevIns, 0x3f, pThis->u8PXEDebug);
473
474 /*
475 * Network boot device list.
476 */
477 for (i = 0; i < NET_BOOT_DEVS; ++i)
478 {
479 pcbiosCmosWrite(pDevIns, 0x82 + i * 2, pThis->au16NetBootDev[i] & 0xff);
480 pcbiosCmosWrite(pDevIns, 0x83 + i * 2, pThis->au16NetBootDev[i] >> 8);
481 }
482
483 /*
484 * Floppy drive type.
485 */
486 for (i = 0; i < RT_ELEMENTS(apFDs); i++)
487 {
488 PPDMIBASE pBase;
489 int rc = PDMR3QueryLun(pVM, pThis->pszFDDevice, 0, i, &pBase);
490 if (RT_SUCCESS(rc))
491 apFDs[i] = PDMIBASE_QUERY_INTERFACE(pBase, PDMIBLOCKBIOS);
492 }
493 u32 = 0;
494 if (apFDs[0])
495 switch (apFDs[0]->pfnGetType(apFDs[0]))
496 {
497 case PDMBLOCKTYPE_FLOPPY_360: u32 |= 1 << 4; break;
498 case PDMBLOCKTYPE_FLOPPY_1_20: u32 |= 2 << 4; break;
499 case PDMBLOCKTYPE_FLOPPY_720: u32 |= 3 << 4; break;
500 case PDMBLOCKTYPE_FLOPPY_1_44: u32 |= 4 << 4; break;
501 case PDMBLOCKTYPE_FLOPPY_2_88: u32 |= 5 << 4; break;
502 default: AssertFailed(); break;
503 }
504 if (apFDs[1])
505 switch (apFDs[1]->pfnGetType(apFDs[1]))
506 {
507 case PDMBLOCKTYPE_FLOPPY_360: u32 |= 1; break;
508 case PDMBLOCKTYPE_FLOPPY_1_20: u32 |= 2; break;
509 case PDMBLOCKTYPE_FLOPPY_720: u32 |= 3; break;
510 case PDMBLOCKTYPE_FLOPPY_1_44: u32 |= 4; break;
511 case PDMBLOCKTYPE_FLOPPY_2_88: u32 |= 5; break;
512 default: AssertFailed(); break;
513 }
514 pcbiosCmosWrite(pDevIns, 0x10, u32); /* 10h - Floppy Drive Type */
515
516 /*
517 * Equipment byte.
518 */
519 u32 = !!apFDs[0] + !!apFDs[1];
520 switch (u32)
521 {
522 case 1: u32 = 0x01; break; /* floppy installed, 2 drives. */
523 default:u32 = 0; break; /* floppy not installed. */
524 }
525 u32 |= RT_BIT(1); /* math coprocessor installed */
526 u32 |= RT_BIT(2); /* keyboard enabled (or mouse?) */
527 u32 |= RT_BIT(3); /* display enabled (monitory type is 0, i.e. vga) */
528 pcbiosCmosWrite(pDevIns, 0x14, u32); /* 14h - Equipment Byte */
529
530 /*
531 * Harddisks.
532 */
533 for (i = 0; i < RT_ELEMENTS(apHDs); i++)
534 {
535 PPDMIBASE pBase;
536 int rc = PDMR3QueryLun(pVM, pThis->pszHDDevice, 0, i, &pBase);
537 if (RT_SUCCESS(rc))
538 apHDs[i] = PDMIBASE_QUERY_INTERFACE(pBase, PDMIBLOCKBIOS);
539 if ( apHDs[i]
540 && ( apHDs[i]->pfnGetType(apHDs[i]) != PDMBLOCKTYPE_HARD_DISK
541 || !apHDs[i]->pfnIsVisible(apHDs[i])))
542 apHDs[i] = NULL;
543 if (apHDs[i])
544 {
545 PDMMEDIAGEOMETRY LCHSGeometry;
546 int rc2 = setLogicalDiskGeometry(pBase, apHDs[i], &LCHSGeometry);
547 AssertRC(rc2);
548
549 if (i < 4)
550 {
551 /* Award BIOS extended drive types for first to fourth disk.
552 * Used by the BIOS for setting the logical geometry. */
553 int offType, offInfo;
554 switch (i)
555 {
556 case 0:
557 offType = 0x19;
558 offInfo = 0x1e;
559 break;
560 case 1:
561 offType = 0x1a;
562 offInfo = 0x26;
563 break;
564 case 2:
565 offType = 0x00;
566 offInfo = 0x67;
567 break;
568 case 3:
569 default:
570 offType = 0x00;
571 offInfo = 0x70;
572 break;
573 }
574 pcbiosCmosInitHardDisk(pDevIns, offType, offInfo,
575 &LCHSGeometry);
576 }
577 LogRel(("DevPcBios: ATA LUN#%d LCHS=%u/%u/%u\n", i, LCHSGeometry.cCylinders, LCHSGeometry.cHeads, LCHSGeometry.cSectors));
578 }
579 }
580
581 /* 0Fh means extended and points to 19h, 1Ah */
582 u32 = (apHDs[0] ? 0xf0 : 0) | (apHDs[1] ? 0x0f : 0);
583 pcbiosCmosWrite(pDevIns, 0x12, u32);
584
585 /*
586 * Sata Harddisks.
587 */
588 if (pThis->pszSataDevice)
589 {
590 /* Clear pointers to IDE controller. */
591 for (i = 0; i < RT_ELEMENTS(apHDs); i++)
592 apHDs[i] = NULL;
593
594 for (i = 0; i < RT_ELEMENTS(apHDs); i++)
595 {
596 PPDMIBASE pBase;
597 int rc = PDMR3QueryLun(pVM, pThis->pszSataDevice, 0, pThis->iSataHDLUN[i], &pBase);
598 if (RT_SUCCESS(rc))
599 apHDs[i] = PDMIBASE_QUERY_INTERFACE(pBase, PDMIBLOCKBIOS);
600 if ( apHDs[i]
601 && ( apHDs[i]->pfnGetType(apHDs[i]) != PDMBLOCKTYPE_HARD_DISK
602 || !apHDs[i]->pfnIsVisible(apHDs[i])))
603 apHDs[i] = NULL;
604 if (apHDs[i])
605 {
606 PDMMEDIAGEOMETRY LCHSGeometry;
607 rc = setLogicalDiskGeometry(pBase, apHDs[i], &LCHSGeometry);
608 AssertRC(rc);
609
610 if (i < 4)
611 {
612 /* Award BIOS extended drive types for first to fourth disk.
613 * Used by the BIOS for setting the logical geometry. */
614 int offInfo;
615 switch (i)
616 {
617 case 0:
618 offInfo = 0x40;
619 break;
620 case 1:
621 offInfo = 0x48;
622 break;
623 case 2:
624 offInfo = 0x50;
625 break;
626 case 3:
627 default:
628 offInfo = 0x58;
629 break;
630 }
631 pcbiosCmosInitHardDisk(pDevIns, 0x00, offInfo,
632 &LCHSGeometry);
633 }
634 LogRel(("DevPcBios: SATA LUN#%d LCHS=%u/%u/%u\n", i, LCHSGeometry.cCylinders, LCHSGeometry.cHeads, LCHSGeometry.cSectors));
635 }
636 }
637 }
638
639 LogFlow(("%s: returns VINF_SUCCESS\n", __FUNCTION__));
640 return VINF_SUCCESS;
641}
642
643
644/**
645 * Port I/O Handler for IN operations.
646 *
647 * @returns VBox status code.
648 *
649 * @param pDevIns The device instance.
650 * @param pvUser User argument - ignored.
651 * @param Port Port number used for the IN operation.
652 * @param pu32 Where to store the result.
653 * @param cb Number of bytes read.
654 */
655static DECLCALLBACK(int) pcbiosIOPortRead(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb)
656{
657 NOREF(pDevIns);
658 NOREF(pvUser);
659 NOREF(Port);
660 NOREF(pu32);
661 NOREF(cb);
662 return VERR_IOM_IOPORT_UNUSED;
663}
664
665
666/**
667 * Port I/O Handler for OUT operations.
668 *
669 * @returns VBox status code.
670 *
671 * @param pDevIns The device instance.
672 * @param pvUser User argument - ignored.
673 * @param Port Port number used for the IN operation.
674 * @param u32 The value to output.
675 * @param cb The value size in bytes.
676 */
677static DECLCALLBACK(int) pcbiosIOPortWrite(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb)
678{
679 /*
680 * Bochs BIOS Panic
681 */
682 if ( cb == 2
683 && ( Port == 0x400
684 || Port == 0x401))
685 {
686 Log(("pcbios: PC BIOS panic at rombios.c(%d)\n", u32));
687 AssertReleaseMsgFailed(("PC BIOS panic at rombios.c(%d)\n", u32));
688 return VERR_INTERNAL_ERROR;
689 }
690
691 /*
692 * Bochs BIOS char printing.
693 */
694 if ( cb == 1
695 && ( Port == 0x402
696 || Port == 0x403))
697 {
698 PDEVPCBIOS pThis = PDMINS_2_DATA(pDevIns, PDEVPCBIOS);
699 /* The raw version. */
700 switch (u32)
701 {
702 case '\r': Log2(("pcbios: <return>\n")); break;
703 case '\n': Log2(("pcbios: <newline>\n")); break;
704 case '\t': Log2(("pcbios: <tab>\n")); break;
705 default: Log2(("pcbios: %c (%02x)\n", u32, u32)); break;
706 }
707
708 /* The readable, buffered version. */
709 if (u32 == '\n' || u32 == '\r')
710 {
711 pThis->szMsg[pThis->iMsg] = '\0';
712 if (pThis->iMsg)
713 Log(("pcbios: %s\n", pThis->szMsg));
714 pThis->iMsg = 0;
715 }
716 else
717 {
718 if (pThis->iMsg >= sizeof(pThis->szMsg)-1)
719 {
720 pThis->szMsg[pThis->iMsg] = '\0';
721 Log(("pcbios: %s\n", pThis->szMsg));
722 pThis->iMsg = 0;
723 }
724 pThis->szMsg[pThis->iMsg] = (char )u32;
725 pThis->szMsg[++pThis->iMsg] = '\0';
726 }
727 return VINF_SUCCESS;
728 }
729
730 /*
731 * Bochs BIOS shutdown request.
732 */
733 if (cb == 1 && Port == 0x8900)
734 {
735 static const unsigned char szShutdown[] = "Shutdown";
736 PDEVPCBIOS pThis = PDMINS_2_DATA(pDevIns, PDEVPCBIOS);
737 if (u32 == szShutdown[pThis->iShutdown])
738 {
739 pThis->iShutdown++;
740 if (pThis->iShutdown == 8)
741 {
742 pThis->iShutdown = 0;
743 LogRel(("8900h shutdown request.\n"));
744 return PDMDevHlpVMPowerOff(pDevIns);
745 }
746 }
747 else
748 pThis->iShutdown = 0;
749 return VINF_SUCCESS;
750 }
751
752 /* not in use. */
753 return VINF_SUCCESS;
754}
755
756/**
757 * Reset notification.
758 *
759 * @returns VBox status.
760 * @param pDevIns The device instance data.
761 */
762static DECLCALLBACK(void) pcbiosReset(PPDMDEVINS pDevIns)
763{
764 PDEVPCBIOS pThis = PDMINS_2_DATA(pDevIns, PDEVPCBIOS);
765 LogFlow(("pcbiosReset:\n"));
766
767 if (pThis->u8IOAPIC)
768 FwCommonPlantMpsFloatPtr(pDevIns);
769
770 /*
771 * Re-shadow the LAN ROM image and make it RAM/RAM.
772 *
773 * This is normally done by the BIOS code, but since we're currently lacking
774 * the chipset support for this we do it here (and in the constructor).
775 */
776 uint32_t cPages = RT_ALIGN_64(pThis->cbLanBoot, PAGE_SIZE) >> PAGE_SHIFT;
777 RTGCPHYS GCPhys = VBOX_LANBOOT_SEG << 4;
778 while (cPages > 0)
779 {
780 uint8_t abPage[PAGE_SIZE];
781 int rc;
782
783 /* Read the (original) ROM page and write it back to the RAM page. */
784 rc = PDMDevHlpROMProtectShadow(pDevIns, GCPhys, PAGE_SIZE, PGMROMPROT_READ_ROM_WRITE_RAM);
785 AssertLogRelRC(rc);
786
787 rc = PDMDevHlpPhysRead(pDevIns, GCPhys, abPage, PAGE_SIZE);
788 AssertLogRelRC(rc);
789 if (RT_FAILURE(rc))
790 memset(abPage, 0xcc, sizeof(abPage));
791
792 rc = PDMDevHlpPhysWrite(pDevIns, GCPhys, abPage, PAGE_SIZE);
793 AssertLogRelRC(rc);
794
795 /* Switch to the RAM/RAM mode. */
796 rc = PDMDevHlpROMProtectShadow(pDevIns, GCPhys, PAGE_SIZE, PGMROMPROT_READ_RAM_WRITE_RAM);
797 AssertLogRelRC(rc);
798
799 /* Advance */
800 GCPhys += PAGE_SIZE;
801 cPages--;
802 }
803}
804
805
806/**
807 * Destruct a device instance.
808 *
809 * Most VM resources are freed by the VM. This callback is provided so that any non-VM
810 * resources can be freed correctly.
811 *
812 * @param pDevIns The device instance data.
813 */
814static DECLCALLBACK(int) pcbiosDestruct(PPDMDEVINS pDevIns)
815{
816 PDEVPCBIOS pThis = PDMINS_2_DATA(pDevIns, PDEVPCBIOS);
817 LogFlow(("pcbiosDestruct:\n"));
818 PDMDEV_CHECK_VERSIONS_RETURN_QUIET(pDevIns);
819
820 /*
821 * Free MM heap pointers.
822 */
823 if (pThis->pu8PcBios)
824 {
825 MMR3HeapFree(pThis->pu8PcBios);
826 pThis->pu8PcBios = NULL;
827 }
828
829 if (pThis->pszPcBiosFile)
830 {
831 MMR3HeapFree(pThis->pszPcBiosFile);
832 pThis->pszPcBiosFile = NULL;
833 }
834
835 if (pThis->pu8LanBoot)
836 {
837 MMR3HeapFree(pThis->pu8LanBoot);
838 pThis->pu8LanBoot = NULL;
839 }
840
841 if (pThis->pszLanBootFile)
842 {
843 MMR3HeapFree(pThis->pszLanBootFile);
844 pThis->pszLanBootFile = NULL;
845 }
846
847 return VINF_SUCCESS;
848}
849
850
851/**
852 * Convert config value to DEVPCBIOSBOOT.
853 *
854 * @returns VBox status code.
855 * @param pCfg Configuration handle.
856 * @param pszParam The name of the value to read.
857 * @param penmBoot Where to store the boot method.
858 */
859static int pcbiosBootFromCfg(PPDMDEVINS pDevIns, PCFGMNODE pCfg, const char *pszParam, DEVPCBIOSBOOT *penmBoot)
860{
861 char *psz;
862 int rc = CFGMR3QueryStringAlloc(pCfg, pszParam, &psz);
863 if (RT_FAILURE(rc))
864 return PDMDevHlpVMSetError(pDevIns, rc, RT_SRC_POS,
865 N_("Configuration error: Querying \"%s\" as a string failed"),
866 pszParam);
867 if (!strcmp(psz, "DVD") || !strcmp(psz, "CDROM"))
868 *penmBoot = DEVPCBIOSBOOT_DVD;
869 else if (!strcmp(psz, "IDE"))
870 *penmBoot = DEVPCBIOSBOOT_HD;
871 else if (!strcmp(psz, "FLOPPY"))
872 *penmBoot = DEVPCBIOSBOOT_FLOPPY;
873 else if (!strcmp(psz, "LAN"))
874 *penmBoot = DEVPCBIOSBOOT_LAN;
875 else if (!strcmp(psz, "NONE"))
876 *penmBoot = DEVPCBIOSBOOT_NONE;
877 else
878 {
879 PDMDevHlpVMSetError(pDevIns, rc, RT_SRC_POS,
880 N_("Configuration error: The \"%s\" value \"%s\" is unknown"),
881 pszParam, psz);
882 rc = VERR_INTERNAL_ERROR;
883 }
884 MMR3HeapFree(psz);
885 return rc;
886}
887
888/**
889 * @interface_method_impl{PDMDEVREG,pfnConstruct}
890 */
891static DECLCALLBACK(int) pcbiosConstruct(PPDMDEVINS pDevIns, int iInstance, PCFGMNODE pCfg)
892{
893 unsigned i;
894 PDEVPCBIOS pThis = PDMINS_2_DATA(pDevIns, PDEVPCBIOS);
895 int rc;
896 int cb;
897
898 Assert(iInstance == 0);
899 PDMDEV_CHECK_VERSIONS_RETURN(pDevIns);
900
901 /*
902 * Validate configuration.
903 */
904 if (!CFGMR3AreValuesValid(pCfg,
905 "BootDevice0\0"
906 "BootDevice1\0"
907 "BootDevice2\0"
908 "BootDevice3\0"
909 "RamSize\0"
910 "RamHoleSize\0"
911 "HardDiskDevice\0"
912 "SataHardDiskDevice\0"
913 "SataPrimaryMasterLUN\0"
914 "SataPrimarySlaveLUN\0"
915 "SataSecondaryMasterLUN\0"
916 "SataSecondarySlaveLUN\0"
917 "FloppyDevice\0"
918 "DelayBoot\0"
919 "BiosRom\0"
920 "LanBootRom\0"
921 "PXEDebug\0"
922 "UUID\0"
923 "IOAPIC\0"
924 "NumCPUs\0"
925 "DmiBIOSVendor\0"
926 "DmiBIOSVersion\0"
927 "DmiBIOSReleaseDate\0"
928 "DmiBIOSReleaseMajor\0"
929 "DmiBIOSReleaseMinor\0"
930 "DmiBIOSFirmwareMajor\0"
931 "DmiBIOSFirmwareMinor\0"
932 "DmiSystemFamily\0"
933 "DmiSystemProduct\0"
934 "DmiSystemSerial\0"
935 "DmiSystemUuid\0"
936 "DmiSystemVendor\0"
937 "DmiSystemVersion\0"
938 "DmiChassisVendor\0"
939 "DmiChassisVersion\0"
940 "DmiChassisSerial\0"
941 "DmiChassisAssetTag\0"
942#ifdef VBOX_WITH_DMI_OEMSTRINGS
943 "DmiOEMVBoxVer\0"
944 "DmiOEMVBoxRev\0"
945#endif
946 "DmiUseHostInfo\0"
947 "DmiExposeMemoryTable\0"
948 ))
949 return PDMDEV_SET_ERROR(pDevIns, VERR_PDM_DEVINS_UNKNOWN_CFG_VALUES,
950 N_("Invalid configuration for device pcbios device"));
951
952 /*
953 * Init the data.
954 */
955 rc = CFGMR3QueryU64(pCfg, "RamSize", &pThis->cbRam);
956 if (RT_FAILURE(rc))
957 return PDMDEV_SET_ERROR(pDevIns, rc,
958 N_("Configuration error: Querying \"RamSize\" as integer failed"));
959
960 rc = CFGMR3QueryU32Def(pCfg, "RamHoleSize", &pThis->cbRamHole, MM_RAM_HOLE_SIZE_DEFAULT);
961 if (RT_FAILURE(rc))
962 return PDMDEV_SET_ERROR(pDevIns, rc,
963 N_("Configuration error: Querying \"RamHoleSize\" as integer failed"));
964
965 rc = CFGMR3QueryU16Def(pCfg, "NumCPUs", &pThis->cCpus, 1);
966 if (RT_FAILURE(rc))
967 return PDMDEV_SET_ERROR(pDevIns, rc,
968 N_("Configuration error: Querying \"NumCPUs\" as integer failed"));
969
970 LogRel(("[SMP] BIOS with %u CPUs\n", pThis->cCpus));
971
972 rc = CFGMR3QueryU8Def(pCfg, "IOAPIC", &pThis->u8IOAPIC, 1);
973 if (RT_FAILURE (rc))
974 return PDMDEV_SET_ERROR(pDevIns, rc,
975 N_("Configuration error: Failed to read \"IOAPIC\""));
976
977 static const char * const s_apszBootDevices[] = { "BootDevice0", "BootDevice1", "BootDevice2", "BootDevice3" };
978 Assert(RT_ELEMENTS(s_apszBootDevices) == RT_ELEMENTS(pThis->aenmBootDevice));
979 for (i = 0; i < RT_ELEMENTS(pThis->aenmBootDevice); i++)
980 {
981 rc = pcbiosBootFromCfg(pDevIns, pCfg, s_apszBootDevices[i], &pThis->aenmBootDevice[i]);
982 if (RT_FAILURE(rc))
983 return rc;
984 }
985
986 rc = CFGMR3QueryStringAlloc(pCfg, "HardDiskDevice", &pThis->pszHDDevice);
987 if (RT_FAILURE(rc))
988 return PDMDEV_SET_ERROR(pDevIns, rc,
989 N_("Configuration error: Querying \"HardDiskDevice\" as a string failed"));
990
991 rc = CFGMR3QueryStringAlloc(pCfg, "FloppyDevice", &pThis->pszFDDevice);
992 if (RT_FAILURE(rc))
993 return PDMDEV_SET_ERROR(pDevIns, rc,
994 N_("Configuration error: Querying \"FloppyDevice\" as a string failed"));
995
996 rc = CFGMR3QueryStringAlloc(pCfg, "SataHardDiskDevice", &pThis->pszSataDevice);
997 if (rc == VERR_CFGM_VALUE_NOT_FOUND)
998 pThis->pszSataDevice = NULL;
999 else if (RT_FAILURE(rc))
1000 return PDMDEV_SET_ERROR(pDevIns, rc,
1001 N_("Configuration error: Querying \"SataHardDiskDevice\" as a string failed"));
1002
1003 if (pThis->pszSataDevice)
1004 {
1005 static const char * const s_apszSataDisks[] =
1006 { "SataPrimaryMasterLUN", "SataPrimarySlaveLUN", "SataSecondaryMasterLUN", "SataSecondarySlaveLUN" };
1007 Assert(RT_ELEMENTS(s_apszSataDisks) == RT_ELEMENTS(pThis->iSataHDLUN));
1008 for (i = 0; i < RT_ELEMENTS(pThis->iSataHDLUN); i++)
1009 {
1010 rc = CFGMR3QueryU32(pCfg, s_apszSataDisks[i], &pThis->iSataHDLUN[i]);
1011 if (rc == VERR_CFGM_VALUE_NOT_FOUND)
1012 pThis->iSataHDLUN[i] = i;
1013 else if (RT_FAILURE(rc))
1014 return PDMDevHlpVMSetError(pDevIns, rc, RT_SRC_POS,
1015 N_("Configuration error: Querying \"%s\" as a string failed"), s_apszSataDisks);
1016 }
1017 }
1018 /*
1019 * Register I/O Ports and PC BIOS.
1020 */
1021 rc = PDMDevHlpIOPortRegister(pDevIns, 0x400, 4, NULL, pcbiosIOPortWrite, pcbiosIOPortRead,
1022 NULL, NULL, "Bochs PC BIOS - Panic & Debug");
1023 if (RT_FAILURE(rc))
1024 return rc;
1025 rc = PDMDevHlpIOPortRegister(pDevIns, 0x8900, 1, NULL, pcbiosIOPortWrite, pcbiosIOPortRead,
1026 NULL, NULL, "Bochs PC BIOS - Shutdown");
1027 if (RT_FAILURE(rc))
1028 return rc;
1029
1030 /*
1031 * Query the machine's UUID for SMBIOS/DMI use.
1032 */
1033 RTUUID uuid;
1034 rc = CFGMR3QueryBytes(pCfg, "UUID", &uuid, sizeof(uuid));
1035 if (RT_FAILURE(rc))
1036 return PDMDEV_SET_ERROR(pDevIns, rc,
1037 N_("Configuration error: Querying \"UUID\" failed"));
1038
1039
1040 /* Convert the UUID to network byte order. Not entirely straightforward as parts are MSB already... */
1041 uuid.Gen.u32TimeLow = RT_H2BE_U32(uuid.Gen.u32TimeLow);
1042 uuid.Gen.u16TimeMid = RT_H2BE_U16(uuid.Gen.u16TimeMid);
1043 uuid.Gen.u16TimeHiAndVersion = RT_H2BE_U16(uuid.Gen.u16TimeHiAndVersion);
1044 rc = FwCommonPlantDMITable(pDevIns, pThis->au8DMIPage,
1045 VBOX_DMI_TABLE_SIZE, &uuid, pCfg);
1046 if (RT_FAILURE(rc))
1047 return rc;
1048 if (pThis->u8IOAPIC)
1049 FwCommonPlantMpsTable(pDevIns, pThis->au8DMIPage + VBOX_DMI_TABLE_SIZE,
1050 _4K - VBOX_DMI_TABLE_SIZE, pThis->cCpus);
1051
1052 rc = PDMDevHlpROMRegister(pDevIns, VBOX_DMI_TABLE_BASE, _4K, pThis->au8DMIPage,
1053 PGMPHYS_ROM_FLAGS_PERMANENT_BINARY, "DMI tables");
1054 if (RT_FAILURE(rc))
1055 return rc;
1056
1057 /*
1058 * Read the PXE debug logging option.
1059 */
1060 rc = CFGMR3QueryU8Def(pCfg, "PXEDebug", &pThis->u8PXEDebug, false);
1061 if (RT_FAILURE(rc))
1062 return PDMDEV_SET_ERROR(pDevIns, rc,
1063 N_("Configuration error: Querying \"PXEDebug\" as integer failed"));
1064
1065 /* Clear the net boot device list. All bits set invokes old behavior,
1066 * as if no second CMOS bank was present.
1067 */
1068 memset(&pThis->au16NetBootDev, 0xff, sizeof(pThis->au16NetBootDev));
1069
1070 /*
1071 * Determine the network boot order.
1072 */
1073 PCFGMNODE pCfgNetBoot = CFGMR3GetChild(pCfg, "NetBoot");
1074 if (pCfgNetBoot == NULL)
1075 {
1076 /* Do nothing. */
1077 rc = VINF_SUCCESS;
1078 }
1079 else
1080 {
1081 PCFGMNODE pCfgNetBootDevice;
1082 uint8_t u8PciDev;
1083 uint8_t u8PciFn;
1084 uint16_t u16BusDevFn;
1085 char szIndex[] = "?";
1086
1087 Assert(pCfgNetBoot);
1088 for (i = 0; i < NET_BOOT_DEVS; ++i)
1089 {
1090 szIndex[0] = '0' + i;
1091 pCfgNetBootDevice = CFGMR3GetChild(pCfgNetBoot, szIndex);
1092 rc = CFGMR3QueryU8(pCfgNetBootDevice, "PCIDeviceNo", &u8PciDev);
1093 if (rc == VERR_CFGM_VALUE_NOT_FOUND || rc == VERR_CFGM_NO_PARENT)
1094 {
1095 /* Do nothing and stop iterating. */
1096 rc = VINF_SUCCESS;
1097 break;
1098 }
1099 else if (RT_FAILURE(rc))
1100 return PDMDEV_SET_ERROR(pDevIns, rc,
1101 N_("Configuration error: Querying \"Netboot/x/PCIDeviceNo\" as integer failed"));
1102 rc = CFGMR3QueryU8(pCfgNetBootDevice, "PCIFunctionNo", &u8PciFn);
1103 if (rc == VERR_CFGM_VALUE_NOT_FOUND || rc == VERR_CFGM_NO_PARENT)
1104 {
1105 /* Do nothing and stop iterating. */
1106 rc = VINF_SUCCESS;
1107 break;
1108 }
1109 else if (RT_FAILURE(rc))
1110 return PDMDEV_SET_ERROR(pDevIns, rc,
1111 N_("Configuration error: Querying \"Netboot/x/PCIFunctionNo\" as integer failed"));
1112 u16BusDevFn = ((u8PciDev & 0x1F) << 3) | (u8PciFn & 0x7);
1113 pThis->au16NetBootDev[i] = u16BusDevFn;
1114 }
1115 }
1116
1117 /*
1118 * Get the system BIOS ROM file name.
1119 */
1120 rc = CFGMR3QueryStringAlloc(pCfg, "BiosRom", &pThis->pszPcBiosFile);
1121 if (rc == VERR_CFGM_VALUE_NOT_FOUND)
1122 {
1123 pThis->pszPcBiosFile = NULL;
1124 rc = VINF_SUCCESS;
1125 }
1126 else if (RT_FAILURE(rc))
1127 return PDMDEV_SET_ERROR(pDevIns, rc,
1128 N_("Configuration error: Querying \"BiosRom\" as a string failed"));
1129 else if (!*pThis->pszPcBiosFile)
1130 {
1131 MMR3HeapFree(pThis->pszPcBiosFile);
1132 pThis->pszPcBiosFile = NULL;
1133 }
1134
1135 const uint8_t *pu8PcBiosBinary = NULL;
1136 uint64_t cbPcBiosBinary;
1137 /*
1138 * Determine the system BIOS ROM size, open specified ROM file in the process.
1139 */
1140 RTFILE FilePcBios = NIL_RTFILE;
1141 if (pThis->pszPcBiosFile)
1142 {
1143 rc = RTFileOpen(&FilePcBios, pThis->pszPcBiosFile,
1144 RTFILE_O_READ | RTFILE_O_OPEN | RTFILE_O_DENY_WRITE);
1145 if (RT_SUCCESS(rc))
1146 {
1147 rc = RTFileGetSize(FilePcBios, &pThis->cbPcBios);
1148 if (RT_SUCCESS(rc))
1149 {
1150 /* The following checks should be in sync the AssertReleaseMsg's below. */
1151 if ( RT_ALIGN(pThis->cbPcBios, _64K) != pThis->cbPcBios
1152 || pThis->cbPcBios > 32 * _64K
1153 || pThis->cbPcBios < _64K)
1154 rc = VERR_TOO_MUCH_DATA;
1155 }
1156 }
1157 if (RT_FAILURE(rc))
1158 {
1159 /*
1160 * In case of failure simply fall back to the built-in BIOS ROM.
1161 */
1162 Log(("pcbiosConstruct: Failed to open system BIOS ROM file '%s', rc=%Rrc!\n", pThis->pszPcBiosFile, rc));
1163 RTFileClose(FilePcBios);
1164 FilePcBios = NIL_RTFILE;
1165 MMR3HeapFree(pThis->pszPcBiosFile);
1166 pThis->pszPcBiosFile = NULL;
1167 }
1168 }
1169
1170 /*
1171 * Attempt to get the system BIOS ROM data from file.
1172 */
1173 if (pThis->pszPcBiosFile)
1174 {
1175 /*
1176 * Allocate buffer for the system BIOS ROM data.
1177 */
1178 pThis->pu8PcBios = (uint8_t *)PDMDevHlpMMHeapAlloc(pDevIns, pThis->cbPcBios);
1179 if (pThis->pu8PcBios)
1180 {
1181 rc = RTFileRead(FilePcBios, pThis->pu8PcBios, pThis->cbPcBios, NULL);
1182 if (RT_FAILURE(rc))
1183 {
1184 AssertMsgFailed(("RTFileRead(,,%d,NULL) -> %Rrc\n", pThis->cbPcBios, rc));
1185 MMR3HeapFree(pThis->pu8PcBios);
1186 pThis->pu8PcBios = NULL;
1187 }
1188 rc = VINF_SUCCESS;
1189 }
1190 else
1191 rc = VERR_NO_MEMORY;
1192 }
1193 else
1194 pThis->pu8PcBios = NULL;
1195
1196 /* cleanup */
1197 if (FilePcBios != NIL_RTFILE)
1198 RTFileClose(FilePcBios);
1199
1200 /* If we were unable to get the data from file for whatever reason, fall
1201 back to the built-in ROM image. */
1202 uint32_t fFlags = 0;
1203 if (pThis->pu8PcBios == NULL)
1204 {
1205 pu8PcBiosBinary = g_abPcBiosBinary;
1206 cbPcBiosBinary = g_cbPcBiosBinary;
1207 fFlags = PGMPHYS_ROM_FLAGS_PERMANENT_BINARY;
1208 }
1209 else
1210 {
1211 pu8PcBiosBinary = pThis->pu8PcBios;
1212 cbPcBiosBinary = pThis->cbPcBios;
1213 }
1214
1215 /*
1216 * Map the BIOS into memory.
1217 * There are two mappings:
1218 * 1. 0x000e0000 to 0x000fffff contains the last 128 kb of the bios.
1219 * The bios code might be 64 kb in size, and will then start at 0xf0000.
1220 * 2. 0xfffxxxxx to 0xffffffff contains the entire bios.
1221 */
1222 AssertReleaseMsg(cbPcBiosBinary >= _64K, ("cbPcBiosBinary=%#x\n", cbPcBiosBinary));
1223 AssertReleaseMsg(RT_ALIGN_Z(cbPcBiosBinary, _64K) == cbPcBiosBinary,
1224 ("cbPcBiosBinary=%#x\n", cbPcBiosBinary));
1225 cb = RT_MIN(cbPcBiosBinary, 128 * _1K); /* Effectively either 64 or 128K. */
1226 rc = PDMDevHlpROMRegister(pDevIns, 0x00100000 - cb, cb, &pu8PcBiosBinary[cbPcBiosBinary - cb],
1227 fFlags, "PC BIOS - 0xfffff");
1228 if (RT_FAILURE(rc))
1229 return rc;
1230 rc = PDMDevHlpROMRegister(pDevIns, (uint32_t)-(int32_t)cbPcBiosBinary, cbPcBiosBinary, pu8PcBiosBinary,
1231 fFlags, "PC BIOS - 0xffffffff");
1232 if (RT_FAILURE(rc))
1233 return rc;
1234
1235 /*
1236 * Get the LAN boot ROM file name.
1237 */
1238 rc = CFGMR3QueryStringAlloc(pCfg, "LanBootRom", &pThis->pszLanBootFile);
1239 if (rc == VERR_CFGM_VALUE_NOT_FOUND)
1240 {
1241 pThis->pszLanBootFile = NULL;
1242 rc = VINF_SUCCESS;
1243 }
1244 else if (RT_FAILURE(rc))
1245 return PDMDEV_SET_ERROR(pDevIns, rc,
1246 N_("Configuration error: Querying \"LanBootRom\" as a string failed"));
1247 else if (!*pThis->pszLanBootFile)
1248 {
1249 MMR3HeapFree(pThis->pszLanBootFile);
1250 pThis->pszLanBootFile = NULL;
1251 }
1252
1253 uint64_t cbFileLanBoot;
1254 const uint8_t *pu8LanBootBinary = NULL;
1255 uint64_t cbLanBootBinary;
1256
1257 /*
1258 * Determine the LAN boot ROM size, open specified ROM file in the process.
1259 */
1260 RTFILE FileLanBoot = NIL_RTFILE;
1261 if (pThis->pszLanBootFile)
1262 {
1263 rc = RTFileOpen(&FileLanBoot, pThis->pszLanBootFile,
1264 RTFILE_O_READ | RTFILE_O_OPEN | RTFILE_O_DENY_WRITE);
1265 if (RT_SUCCESS(rc))
1266 {
1267 rc = RTFileGetSize(FileLanBoot, &cbFileLanBoot);
1268 if (RT_SUCCESS(rc))
1269 {
1270 if ( RT_ALIGN(cbFileLanBoot, _4K) != cbFileLanBoot
1271 || cbFileLanBoot > _64K)
1272 rc = VERR_TOO_MUCH_DATA;
1273 }
1274 }
1275 if (RT_FAILURE(rc))
1276 {
1277 /*
1278 * Ignore failure and fall back to the built-in LAN boot ROM.
1279 */
1280 Log(("pcbiosConstruct: Failed to open LAN boot ROM file '%s', rc=%Rrc!\n", pThis->pszLanBootFile, rc));
1281 RTFileClose(FileLanBoot);
1282 FileLanBoot = NIL_RTFILE;
1283 MMR3HeapFree(pThis->pszLanBootFile);
1284 pThis->pszLanBootFile = NULL;
1285 }
1286 }
1287
1288 /*
1289 * Get the LAN boot ROM data.
1290 */
1291 if (pThis->pszLanBootFile)
1292 {
1293 /*
1294 * Allocate buffer for the LAN boot ROM data.
1295 */
1296 pThis->pu8LanBoot = (uint8_t *)PDMDevHlpMMHeapAlloc(pDevIns, cbFileLanBoot);
1297 if (pThis->pu8LanBoot)
1298 {
1299 rc = RTFileRead(FileLanBoot, pThis->pu8LanBoot, cbFileLanBoot, NULL);
1300 if (RT_FAILURE(rc))
1301 {
1302 AssertMsgFailed(("RTFileRead(,,%d,NULL) -> %Rrc\n", cbFileLanBoot, rc));
1303 MMR3HeapFree(pThis->pu8LanBoot);
1304 pThis->pu8LanBoot = NULL;
1305 }
1306 rc = VINF_SUCCESS;
1307 }
1308 else
1309 rc = VERR_NO_MEMORY;
1310 }
1311 else
1312 pThis->pu8LanBoot = NULL;
1313
1314 /* cleanup */
1315 if (FileLanBoot != NIL_RTFILE)
1316 RTFileClose(FileLanBoot);
1317
1318 /* If we were unable to get the data from file for whatever reason, fall
1319 * back to the built-in LAN boot ROM image.
1320 */
1321 if (pThis->pu8LanBoot == NULL)
1322 {
1323 pu8LanBootBinary = g_abNetBiosBinary;
1324 cbLanBootBinary = g_cbNetBiosBinary;
1325 }
1326 else
1327 {
1328 pu8LanBootBinary = pThis->pu8LanBoot;
1329 cbLanBootBinary = cbFileLanBoot;
1330 }
1331
1332 /*
1333 * Map the Network Boot ROM into memory.
1334 * Currently there is a fixed mapping: 0x000c8000 to 0x000cffff contains
1335 * the (up to) 32 kb ROM image.
1336 */
1337 if (pu8LanBootBinary)
1338 {
1339 pThis->cbLanBoot = cbLanBootBinary;
1340
1341 rc = PDMDevHlpROMRegister(pDevIns, VBOX_LANBOOT_SEG << 4, cbLanBootBinary, pu8LanBootBinary,
1342 PGMPHYS_ROM_FLAGS_SHADOWED, "Net Boot ROM");
1343 AssertRCReturn(rc, rc);
1344 }
1345
1346 rc = CFGMR3QueryU8Def(pCfg, "DelayBoot", &pThis->uBootDelay, 0);
1347 if (RT_FAILURE(rc))
1348 return PDMDEV_SET_ERROR(pDevIns, rc,
1349 N_("Configuration error: Querying \"DelayBoot\" as integer failed"));
1350 if (pThis->uBootDelay > 15)
1351 pThis->uBootDelay = 15;
1352
1353 /*
1354 * Call reset plant tables and shadow the PXE ROM.
1355 */
1356 pcbiosReset(pDevIns);
1357
1358 return VINF_SUCCESS;
1359}
1360
1361
1362/**
1363 * The device registration structure.
1364 */
1365const PDMDEVREG g_DevicePcBios =
1366{
1367 /* u32Version */
1368 PDM_DEVREG_VERSION,
1369 /* szName */
1370 "pcbios",
1371 /* szRCMod */
1372 "",
1373 /* szR0Mod */
1374 "",
1375 /* pszDescription */
1376 "PC BIOS Device",
1377 /* fFlags */
1378 PDM_DEVREG_FLAGS_HOST_BITS_DEFAULT | PDM_DEVREG_FLAGS_GUEST_BITS_32_64,
1379 /* fClass */
1380 PDM_DEVREG_CLASS_ARCH_BIOS,
1381 /* cMaxInstances */
1382 1,
1383 /* cbInstance */
1384 sizeof(DEVPCBIOS),
1385 /* pfnConstruct */
1386 pcbiosConstruct,
1387 /* pfnDestruct */
1388 pcbiosDestruct,
1389 /* pfnRelocate */
1390 NULL,
1391 /* pfnIOCtl */
1392 NULL,
1393 /* pfnPowerOn */
1394 NULL,
1395 /* pfnReset */
1396 pcbiosReset,
1397 /* pfnSuspend */
1398 NULL,
1399 /* pfnResume */
1400 NULL,
1401 /* pfnAttach */
1402 NULL,
1403 /* pfnDetach */
1404 NULL,
1405 /* pfnQueryInterface. */
1406 NULL,
1407 /* pfnInitComplete. */
1408 pcbiosInitComplete,
1409 /* pfnPowerOff */
1410 NULL,
1411 /* pfnSoftReset */
1412 NULL,
1413 /* u32VersionEnd */
1414 PDM_DEVREG_VERSION
1415};
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette