DevVGA.h@ 50079

Last change on this file since 50079 was 49983, checked in by vboxsync, 11 years ago
Devices/Graphics: VMware SVGA II compatible graphics emulation (2D only), including the associated small API and VBoxManage changes, contributed by trivirt AG.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 26.8 KB

Line
1	/* $Id: DevVGA.h 49983 2013-12-19 12:23:17Z vboxsync $ */
2	/** @file
3	* DevVGA - VBox VGA/VESA device, internal header.
4	*/
5
6	/*
7	* Copyright (C) 2006-2013 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	* --------------------------------------------------------------------
17	*
18	* This code is based on:
19	*
20	* QEMU internal VGA defines.
21	*
22	* Copyright (c) 2003-2004 Fabrice Bellard
23	*
24	* Permission is hereby granted, free of charge, to any person obtaining a copy
25	* of this software and associated documentation files (the "Software"), to deal
26	* in the Software without restriction, including without limitation the rights
27	* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
28	* copies of the Software, and to permit persons to whom the Software is
29	* furnished to do so, subject to the following conditions:
30	*
31	* The above copyright notice and this permission notice shall be included in
32	* all copies or substantial portions of the Software.
33	*
34	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
35	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
36	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
37	* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
38	* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
39	* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
40	* THE SOFTWARE.
41	*/
42
43	/** Use VBE bytewise I/O. Only needed for Windows Longhorn/Vista betas and backwards compatibility. */
44	#define VBE_BYTEWISE_IO
45
46	/** Use VBE new dynamic mode list.
47	* If this is not defined, no checks are carried out to see if the modes all
48	* fit into the framebuffer! See the VRAM_SIZE_FIX define. */
49	#define VBE_NEW_DYN_LIST
50
51	#ifdef VBOX
52	/** The default amount of VRAM. */
53	# define VGA_VRAM_DEFAULT (_4M)
54	/** The maximum amount of VRAM. Limited by VBOX_MAX_ALLOC_PAGE_COUNT. */
55	# define VGA_VRAM_MAX (256 * _1M)
56	/** The minimum amount of VRAM. */
57	# define VGA_VRAM_MIN (_1M)
58	#endif
59
60	#include <VBox/Hardware/VBoxVideoVBE.h>
61
62	#ifdef VBOX_WITH_HGSMI
63	# include "HGSMI/HGSMIHost.h"
64	#endif /* VBOX_WITH_HGSMI */
65	#include "DevVGASavedState.h"
66
67	#ifdef VBOX_WITH_VMSVGA
68	# include "DevVGA-SVGA.h"
69	#endif
70
71	# include <iprt/list.h>
72
73	#define MSR_COLOR_EMULATION 0x01
74	#define MSR_PAGE_SELECT 0x20
75
76	#define ST01_V_RETRACE 0x08
77	#define ST01_DISP_ENABLE 0x01
78
79	/* bochs VBE support */
80	#define CONFIG_BOCHS_VBE
81
82	#ifdef CONFIG_BOCHS_VBE
83
84	/* Cross reference with <VBox/Hardware/VBoxVideoVBE.h> */
85	#define VBE_DISPI_INDEX_NB_SAVED 0xb /* Number of saved registers (vbe_regs array) */
86	#define VBE_DISPI_INDEX_NB 0xc /* Total number of VBE registers */
87
88	#define VGA_STATE_COMMON_BOCHS_VBE \
89	uint16_t vbe_index; \
90	uint16_t vbe_regs[VBE_DISPI_INDEX_NB]; \
91	uint16_t alignment[3]; /* pad to 64 bits */ \
92	uint32_t vbe_start_addr; \
93	uint32_t vbe_line_offset; \
94	uint32_t vbe_bank_max;
95
96	#else
97
98	#define VGA_STATE_COMMON_BOCHS_VBE
99
100	#endif /* !CONFIG_BOCHS_VBE */
101
102	#define CH_ATTR_SIZE (160 * 100)
103	#define VGA_MAX_HEIGHT VBE_DISPI_MAX_YRES
104
105	typedef struct vga_retrace_s {
106	unsigned frame_cclks; /* Character clocks per frame. */
107	unsigned frame_ns; /* Frame duration in ns. */
108	unsigned cclk_ns; /* Character clock duration in ns. */
109	unsigned vb_start; /* Vertical blanking start (scanline). */
110	unsigned vb_end; /* Vertical blanking end (scanline). */
111	unsigned vb_end_ns; /* Vertical blanking end time (length) in ns. */
112	unsigned vs_start; /* Vertical sync start (scanline). */
113	unsigned vs_end; /* Vertical sync end (scanline). */
114	unsigned vs_start_ns; /* Vertical sync start time in ns. */
115	unsigned vs_end_ns; /* Vertical sync end time in ns. */
116	unsigned h_total; /* Horizontal total (cclks per scanline). */
117	unsigned h_total_ns; /* Scanline duration in ns. */
118	unsigned hb_start; /* Horizontal blanking start (cclk). */
119	unsigned hb_end; /* Horizontal blanking end (cclk). */
120	unsigned hb_end_ns; /* Horizontal blanking end time (length) in ns. */
121	unsigned v_freq_hz; /* Vertical refresh rate to emulate. */
122	} vga_retrace_s;
123
124	#ifndef VBOX
125	#define VGA_STATE_COMMON \
126	uint8_t *vram_ptr; \
127	unsigned long vram_offset; \
128	unsigned int vram_size; \
129	uint32_t latch; \
130	uint8_t sr_index; \
131	uint8_t sr[256]; \
132	uint8_t gr_index; \
133	uint8_t gr[256]; \
134	uint8_t ar_index; \
135	uint8_t ar[21]; \
136	int ar_flip_flop; \
137	uint8_t cr_index; \
138	uint8_t cr[256]; /* CRT registers */ \
139	uint8_t msr; /* Misc Output Register */ \
140	uint8_t fcr; /* Feature Control Register */ \
141	uint8_t st00; /* status 0 */ \
142	uint8_t st01; /* status 1 */ \
143	uint8_t dac_state; \
144	uint8_t dac_sub_index; \
145	uint8_t dac_read_index; \
146	uint8_t dac_write_index; \
147	uint8_t dac_cache[3]; /* used when writing */ \
148	uint8_t palette[768]; \
149	int32_t bank_offset; \
150	int (get_bpp)(struct VGAState s); \
151	void (get_offsets)(struct VGAState s, \
152	uint32_t *pline_offset, \
153	uint32_t *pstart_addr, \
154	uint32_t *pline_compare); \
155	void (get_resolution)(struct VGAState s, \
156	int *pwidth, \
157	int *pheight); \
158	VGA_STATE_COMMON_BOCHS_VBE \
159	/* display refresh support */ \
160	DisplayState *ds; \
161	uint32_t font_offsets[2]; \
162	int graphic_mode; \
163	uint8_t shift_control; \
164	uint8_t double_scan; \
165	uint32_t line_offset; \
166	uint32_t line_compare; \
167	uint32_t start_addr; \
168	uint32_t plane_updated; \
169	uint8_t last_cw, last_ch; \
170	uint32_t last_width, last_height; /* in chars or pixels */ \
171	uint32_t last_scr_width, last_scr_height; /* in pixels */ \
172	uint8_t cursor_start, cursor_end; \
173	uint32_t cursor_offset; \
174	unsigned int (*rgb_to_pixel)(unsigned int r, \
175	unsigned int g, unsigned b); \
176	/* hardware mouse cursor support */ \
177	uint32_t invalidated_y_table[VGA_MAX_HEIGHT / 32]; \
178	void (cursor_invalidate)(struct VGAState s); \
179	void (cursor_draw_line)(struct VGAState s, uint8_t *d, int y); \
180	/* tell for each page if it has been updated since the last time */ \
181	uint32_t last_palette[256]; \
182	uint32_t last_ch_attr[CH_ATTR_SIZE]; /* XXX: make it dynamic */
183
184	#else /* VBOX */
185
186	/* bird: Since we've changed types, reordered members, done alignment
187	paddings and more, VGA_STATE_COMMON was added directly to the
188	struct to make it more readable and easier to handle. */
189
190	struct VGAState;
191	typedef int FNGETBPP(struct VGAState *s);
192	typedef void FNGETOFFSETS(struct VGAState s, uint32_t pline_offset, uint32_t pstart_addr, uint32_t pline_compare);
193	typedef void FNGETRESOLUTION(struct VGAState s, int pwidth, int *pheight);
194	typedef unsigned int FNRGBTOPIXEL(unsigned int r, unsigned int g, unsigned b);
195	typedef void FNCURSORINVALIDATE(struct VGAState *s);
196	typedef void FNCURSORDRAWLINE(struct VGAState s, uint8_t d, int y);
197
198	#endif /* VBOX */
199
200	#ifdef VBOX_WITH_VDMA
201	typedef struct VBOXVDMAHOST *PVBOXVDMAHOST;
202	#endif
203
204	#ifdef VBOX_WITH_VIDEOHWACCEL
205	#define VBOX_VHWA_MAX_PENDING_COMMANDS 1000
206
207	typedef struct _VBOX_VHWA_PENDINGCMD
208	{
209	RTLISTNODE Node;
210	PVBOXVHWACMD pCommand;
211	} VBOX_VHWA_PENDINGCMD;
212	#endif
213
214	typedef struct VGAState {
215	#ifndef VBOX
216	VGA_STATE_COMMON
217	#else /* VBOX */
218	R3PTRTYPE(uint8_t *) vram_ptrR3;
219	R3PTRTYPE(FNGETBPP *) get_bpp;
220	R3PTRTYPE(FNGETOFFSETS *) get_offsets;
221	R3PTRTYPE(FNGETRESOLUTION *) get_resolution;
222	R3PTRTYPE(FNRGBTOPIXEL *) rgb_to_pixel;
223	R3PTRTYPE(FNCURSORINVALIDATE *) cursor_invalidate;
224	R3PTRTYPE(FNCURSORDRAWLINE *) cursor_draw_line;
225	RTR3PTR R3PtrCmnAlignment;
226	uint32_t vram_size;
227	uint32_t latch;
228	uint8_t sr_index;
229	uint8_t sr[256];
230	uint8_t gr_index;
231	uint8_t gr[256];
232	uint8_t ar_index;
233	uint8_t ar[21];
234	int32_t ar_flip_flop;
235	uint8_t cr_index;
236	uint8_t cr[256]; /* CRT registers */
237	uint8_t msr; /* Misc Output Register */
238	uint8_t fcr; /* Feature Control Register */
239	uint8_t st00; /* status 0 */
240	uint8_t st01; /* status 1 */
241	uint8_t dac_state;
242	uint8_t dac_sub_index;
243	uint8_t dac_read_index;
244	uint8_t dac_write_index;
245	uint8_t dac_cache[3]; /* used when writing */
246	uint8_t palette[768];
247	int32_t bank_offset;
248	VGA_STATE_COMMON_BOCHS_VBE
249	/* display refresh support */
250	uint32_t font_offsets[2];
251	int32_t graphic_mode;
252	uint8_t shift_control;
253	uint8_t double_scan;
254	uint8_t padding1[2];
255	uint32_t line_offset;
256	uint32_t line_compare;
257	uint32_t start_addr;
258	uint32_t plane_updated;
259	uint8_t last_cw, last_ch, padding2[2];
260	uint32_t last_width, last_height; /* in chars or pixels */
261	uint32_t last_scr_width, last_scr_height; /* in pixels */
262	uint32_t last_bpp;
263	uint8_t cursor_start, cursor_end, padding3[2];
264	uint32_t cursor_offset;
265	/* hardware mouse cursor support */
266	uint32_t invalidated_y_table[VGA_MAX_HEIGHT / 32];
267	/* tell for each page if it has been updated since the last time */
268	uint32_t last_palette[256];
269	uint32_t last_ch_attr[CH_ATTR_SIZE]; /* XXX: make it dynamic */
270
271	/** end-of-common-state-marker */
272	uint32_t u32Marker;
273
274	/** Pointer to the device instance - RC Ptr. */
275	PPDMDEVINSRC pDevInsRC;
276	/** Pointer to the GC vram mapping. */
277	RCPTRTYPE(uint8_t *) vram_ptrRC;
278	uint32_t PaddingMinus1;
279
280	/** Pointer to the device instance - R3 Ptr. */
281	PPDMDEVINSR3 pDevInsR3;
282	# ifdef VBOX_WITH_HGSMI
283	R3PTRTYPE(PHGSMIINSTANCE) pHGSMI;
284	# endif
285	# ifdef VBOX_WITH_VDMA
286	R3PTRTYPE(PVBOXVDMAHOST) pVdma;
287	# endif
288	/** LUN\#0: The display port base interface. */
289	PDMIBASE IBase;
290	/** LUN\#0: The display port interface. */
291	PDMIDISPLAYPORT IPort;
292	# if defined(VBOX_WITH_HGSMI) && (defined(VBOX_WITH_VIDEOHWACCEL) \|\| defined(VBOX_WITH_CRHGSMI))
293	/** LUN\#0: VBVA callbacks interface */
294	PDMIDISPLAYVBVACALLBACKS IVBVACallbacks;
295	# elif HC_ARCH_BITS == 32
296	uint32_t Padding0;
297	# endif
298	/** Pointer to base interface of the driver. */
299	R3PTRTYPE(PPDMIBASE) pDrvBase;
300	/** Pointer to display connector interface of the driver. */
301	R3PTRTYPE(PPDMIDISPLAYCONNECTOR) pDrv;
302
303	/** Refresh timer handle - HC. */
304	PTMTIMERR3 RefreshTimer;
305
306	/** Pointer to the device instance - R0 Ptr. */
307	PPDMDEVINSR0 pDevInsR0;
308	/** The R0 vram pointer... */
309	R0PTRTYPE(uint8_t *) vram_ptrR0;
310
311	#ifdef VBOX_WITH_VMSVGA
312	struct
313	{
314	/** The host window handle */
315	uint64_t u64HostWindowId;
316	/** The R3 FIFO pointer. */
317	R3PTRTYPE(uint32_t *) pFIFOR3;
318	/** The R0 FIFO pointer. */
319	R0PTRTYPE(uint32_t *) pFIFOR0;
320	/** R3 Opaque pointer to svga state. */
321	R3PTRTYPE(void *) pSVGAState;
322	/** R3 Opaque pointer to 3d state. */
323	R3PTRTYPE(void *) p3dState;
324	/** R3 Opaque pointer to a copy of the first 32k of the framebuffer before switching into svga mode. */
325	R3PTRTYPE(void *) pFrameBufferBackup;
326	/** Guest physical address of the FIFO memory range. */
327	RTGCPHYS GCPhysFIFO;
328	/** Size in bytes of the FIFO memory range. */
329	uint32_t cbFIFO;
330	/** SVGA id. */
331	uint32_t u32SVGAId;
332	/** SVGA extensions enabled or not. */
333	uint32_t fEnabled;
334	/** SVGA memory area configured status. */
335	uint32_t fConfigured;
336	/** Device is busy handling FIFO requests. */
337	uint32_t fBusy;
338	/** Traces (dirty page detection) enabled or not. */
339	uint32_t fTraces;
340	/** Guest OS identifier. */
341	uint32_t u32GuestId;
342	/** Scratch region size. */
343	uint32_t cScratchRegion;
344	/** Scratch array. */
345	uint32_t au32ScratchRegion[VMSVGA_SCRATCH_SIZE];
346	/** Irq status. */
347	uint32_t u32IrqStatus;
348	/** Irq mask. */
349	uint32_t u32IrqMask;
350	/** Pitch lock. */
351	uint32_t u32PitchLock;
352	/** Current GMR id. (SVGA_REG_GMR_ID) */
353	uint32_t u32CurrentGMRId;
354	/** Register caps. */
355	uint32_t u32RegCaps;
356	/** Physical address of command mmio range. */
357	RTIOPORT BasePort;
358	/** Port io index register. */
359	uint32_t u32IndexReg;
360	/** FIFO request semaphore. */
361	RTSEMEVENT FIFORequestSem;
362	/** FIFO IO Thread. */
363	R3PTRTYPE(PPDMTHREAD) pFIFOIOThread;
364	int32_t iWidth;
365	int32_t iHeight;
366	uint32_t iBpp;
367	uint32_t cbScanline;
368	/** Maximum width supported. */
369	uint32_t u32MaxWidth;
370	/** Maximum height supported. */
371	uint32_t u32MaxHeight;
372	/** Action flags */
373	uint32_t u32ActionFlags;
374	/** SVGA 3d extensions enabled or not. */
375	bool f3DEnabled;
376	/** VRAM page monitoring enabled or not. */
377	bool fVRAMTracking;
378	bool Padding6[HC_ARCH_BITS == 64 ? 6 : 2];
379	} svga;
380	#endif
381
382	/** The number of monitors. */
383	uint32_t cMonitors;
384	/** Current refresh timer interval. */
385	uint32_t cMilliesRefreshInterval;
386	/** Bitmap tracking dirty pages. */
387	uint32_t au32DirtyBitmap[VGA_VRAM_MAX / PAGE_SIZE / 32];
388
389	/** Flag indicating that there are dirty bits. This is used to optimize the handler resetting. */
390	bool fHasDirtyBits;
391	/** LFB was updated flag. */
392	bool fLFBUpdated;
393	/** Indicates if the GC extensions are enabled or not. */
394	bool fGCEnabled;
395	/** Indicates if the R0 extensions are enabled or not. */
396	bool fR0Enabled;
397	/** Flag indicating that the VGA memory in the 0xa0000-0xbffff region has been remapped to allow direct access. */
398	bool fRemappedVGA;
399	/** Whether to render the guest VRAM to the framebuffer memory. False only for some LFB modes. */
400	bool fRenderVRAM;
401	#ifdef VBOX_WITH_VMSVGA
402	/* Whether the SVGA emulation is enabled or not. */
403	bool fVMSVGAEnabled;
404	bool Padding1[1];
405	#else
406	bool Padding1[2];
407	#endif
408
409	/** The physical address the VRAM was assigned. */
410	RTGCPHYS GCPhysVRAM;
411	/** The critical section protect the instance data. */
412	PDMCRITSECT CritSect;
413	/** The PCI device. */
414	PCIDEVICE Dev;
415
416	STAMPROFILE StatRZMemoryRead;
417	STAMPROFILE StatR3MemoryRead;
418	STAMPROFILE StatRZMemoryWrite;
419	STAMPROFILE StatR3MemoryWrite;
420	STAMCOUNTER StatMapPage; /*< Counts IOMMMIOMapMMIO2Page calls. /
421	STAMCOUNTER StatUpdateDisp; /*< Counts vgaPortUpdateDisplay calls. /
422
423	/* Keep track of ring 0 latched accesses to the VGA MMIO memory. */
424	uint64_t u64LastLatchedAccess;
425	uint32_t cLatchAccesses;
426	uint16_t uMaskLatchAccess;
427	uint16_t iMask;
428
429	# ifdef VBE_BYTEWISE_IO
430	/** VBE read/write data/index flags */
431	uint8_t fReadVBEData;
432	uint8_t fWriteVBEData;
433	uint8_t fReadVBEIndex;
434	uint8_t fWriteVBEIndex;
435	/** VBE write data/index one byte buffer */
436	uint8_t cbWriteVBEData;
437	uint8_t cbWriteVBEIndex;
438	# ifdef VBE_NEW_DYN_LIST
439	/** VBE Extra Data write address one byte buffer */
440	uint8_t cbWriteVBEExtraAddress;
441	uint8_t Padding5;
442	# else
443	uint8_t Padding5[2];
444	# endif
445	# endif
446
447	/** Retrace emulation state */
448	bool fRealRetrace;
449	bool Padding6[HC_ARCH_BITS == 64 ? 7 : 3];
450	vga_retrace_s retrace_state;
451
452	# ifdef VBE_NEW_DYN_LIST
453	/** The VBE BIOS extra data. */
454	R3PTRTYPE(uint8_t *) pu8VBEExtraData;
455	/** The size of the VBE BIOS extra data. */
456	uint16_t cbVBEExtraData;
457	/** The VBE BIOS current memory address. */
458	uint16_t u16VBEExtraAddress;
459	uint16_t Padding7[2];
460	# endif
461
462	/** The BIOS logo data. */
463	R3PTRTYPE(uint8_t *) pu8Logo;
464	/** The name of the logo file. */
465	R3PTRTYPE(char *) pszLogoFile;
466	/** Bitmap image data. */
467	R3PTRTYPE(uint8_t *) pu8LogoBitmap;
468	/** Current logo data offset. */
469	uint32_t offLogoData;
470	/** The size of the BIOS logo data. */
471	uint32_t cbLogo;
472	/** Current logo command. */
473	uint16_t LogoCommand;
474	/** Bitmap width. */
475	uint16_t cxLogo;
476	/** Bitmap height. */
477	uint16_t cyLogo;
478	/** Bitmap planes. */
479	uint16_t cLogoPlanes;
480	/** Bitmap depth. */
481	uint16_t cLogoBits;
482	/** Bitmap compression. */
483	uint16_t LogoCompression;
484	/** Bitmap colors used. */
485	uint16_t cLogoUsedColors;
486	/** Palette size. */
487	uint16_t cLogoPalEntries;
488	/** Clear screen flag. */
489	uint8_t fLogoClearScreen;
490	uint8_t Padding8[7];
491	/** Palette data. */
492	uint32_t au32LogoPalette[256];
493
494	/** The VGA BIOS ROM data. */
495	R3PTRTYPE(uint8_t *) pu8VgaBios;
496	/** The size of the VGA BIOS ROM. */
497	uint64_t cbVgaBios;
498	/** The name of the VGA BIOS ROM file. */
499	R3PTRTYPE(char *) pszVgaBiosFile;
500
501	# ifdef VBOX_WITH_HGSMI
502	/** Base port in the assigned PCI I/O space. */
503	RTIOPORT IOPortBase;
504	# ifdef VBOX_WITH_WDDM
505	uint8_t Padding9[2];
506	/** Specifies guest driver caps, i.e. whether it can handle IRQs from the
507	* adapter, the way it can handle async HGSMI command completion, etc. */
508	uint32_t fGuestCaps;
509	uint32_t fScanLineCfg;
510	uint8_t Padding10[4];
511	# else
512	uint8_t Padding10[14];
513	# endif
514	# endif /* VBOX_WITH_HGSMI */
515
516	struct {
517	volatile uint32_t cPending;
518	uint32_t Padding1;
519	union
520	{
521	RTLISTNODE PendingList;
522	/* make sure the structure sized cross different contexts correctly */
523	struct
524	{
525	R3PTRTYPE(void *) dummy1;
526	R3PTRTYPE(void *) dummy2;
527	} dummy;
528	};
529	} pendingVhwaCommands;
530	#endif /* VBOX */
531	} VGAState;
532	#ifdef VBOX
533	/** VGA state. */
534	typedef VGAState VGASTATE;
535	/** Pointer to the VGA state. */
536	typedef VGASTATE *PVGASTATE;
537	AssertCompileMemberAlignment(VGASTATE, bank_offset, 8);
538	AssertCompileMemberAlignment(VGASTATE, font_offsets, 8);
539	AssertCompileMemberAlignment(VGASTATE, last_ch_attr, 8);
540	AssertCompileMemberAlignment(VGASTATE, u32Marker, 8);
541	#endif
542
543	#ifdef VBE_NEW_DYN_LIST
544	/**
545	* VBE Bios Extra Data structure.
546	* @remark duplicated in vbe.h.
547	*/
548	typedef struct VBEHeader
549	{
550	/** Signature (VBEHEADER_MAGIC). */
551	uint16_t u16Signature;
552	/** Data size. */
553	uint16_t cbData;
554	} VBEHeader;
555
556	/** VBE Extra Data. */
557	typedef VBEHeader VBEHEADER;
558	/** Pointer to the VBE Extra Data. */
559	typedef VBEHEADER *PVBEHEADER;
560
561	/** The value of the VBEHEADER::u16Signature field.
562	* @remark duplicated in vbe.h. */
563	#define VBEHEADER_MAGIC 0x77CC
564
565	/** The extra port which is used to read the mode list.
566	* @remark duplicated in vbe.h. */
567	#define VBE_EXTRA_PORT 0x3b6
568
569	/** The extra port which is used for debug printf.
570	* @remark duplicated in vbe.h. */
571	#define VBE_PRINTF_PORT 0x3b7
572
573	#endif /* VBE_NEW_DYN_LIST */
574
575	#if !defined(VBOX) \|\| defined(IN_RING3)
576	static inline int c6_to_8(int v)
577	{
578	int b;
579	v &= 0x3f;
580	b = v & 1;
581	return (v << 2) \| (b << 1) \| b;
582	}
583	#endif /* !VBOX \|\| IN_RING3 */
584
585
586	#ifdef VBOX_WITH_HGSMI
587	int VBVAInit (PVGASTATE pVGAState);
588	void VBVADestroy (PVGASTATE pVGAState);
589	int VBVAUpdateDisplay (PVGASTATE pVGAState);
590	void VBVAReset (PVGASTATE pVGAState);
591
592	bool VBVAIsEnabled(PVGASTATE pVGAState);
593
594	void VBVARaiseIrq (PVGASTATE pVGAState, uint32_t fFlags);
595
596	/* @return host-guest flags that were set on reset
597	* this allows the caller to make further cleaning when needed,
598	* e.g. reset the IRQ */
599	uint32_t HGSMIReset (PHGSMIINSTANCE pIns);
600
601	# ifdef VBOX_WITH_VIDEOHWACCEL
602	int vbvaVHWACommandCompleteAsynch(PPDMIDISPLAYVBVACALLBACKS pInterface, PVBOXVHWACMD pCmd);
603	int vbvaVHWAConstruct (PVGASTATE pVGAState);
604	int vbvaVHWAReset (PVGASTATE pVGAState);
605
606	void vbvaTimerCb(PVGASTATE pVGAState);
607
608	int vboxVBVASaveStatePrep (PPDMDEVINS pDevIns, PSSMHANDLE pSSM);
609	int vboxVBVASaveStateDone (PPDMDEVINS pDevIns, PSSMHANDLE pSSM);
610	# endif
611
612	#ifdef VBOX_WITH_HGSMI
613	#define PPDMIDISPLAYVBVACALLBACKS_2_PVGASTATE(_pcb) ( (PVGASTATE)((uint8_t *)(_pcb) - RT_OFFSETOF(VGASTATE, IVBVACallbacks)) )
614	#endif
615
616	# ifdef VBOX_WITH_CRHGSMI
617	int vboxVDMACrHgsmiCommandCompleteAsync(PPDMIDISPLAYVBVACALLBACKS pInterface, PVBOXVDMACMD_CHROMIUM_CMD pCmd, int rc);
618	int vboxVDMACrHgsmiControlCompleteAsync(PPDMIDISPLAYVBVACALLBACKS pInterface, PVBOXVDMACMD_CHROMIUM_CTL pCmd, int rc);
619	# endif
620
621	int vboxVBVASaveStateExec (PPDMDEVINS pDevIns, PSSMHANDLE pSSM);
622	int vboxVBVALoadStateExec (PPDMDEVINS pDevIns, PSSMHANDLE pSSM, uint32_t u32Version);
623	int vboxVBVALoadStateDone (PPDMDEVINS pDevIns, PSSMHANDLE pSSM);
624
625	# ifdef VBOX_WITH_VDMA
626	typedef struct VBOXVDMAHOST *PVBOXVDMAHOST;
627	int vboxVDMAConstruct(PVGASTATE pVGAState, uint32_t cPipeElements);
628	int vboxVDMADestruct(PVBOXVDMAHOST pVdma);
629	void vboxVDMAControl(PVBOXVDMAHOST pVdma, PVBOXVDMA_CTL pCmd, uint32_t cbCmd);
630	void vboxVDMACommand(PVBOXVDMAHOST pVdma, PVBOXVDMACBUF_DR pCmd, uint32_t cbCmd);
631	int vboxVDMASaveStateExecPrep(struct VBOXVDMAHOST *pVdma, PSSMHANDLE pSSM);
632	int vboxVDMASaveStateExecDone(struct VBOXVDMAHOST *pVdma, PSSMHANDLE pSSM);
633	# endif /* VBOX_WITH_VDMA */
634
635	int vboxCmdVBVAEnable(PVGASTATE pVGAState, VBVABUFFER *pVBVA);
636	int vboxCmdVBVADisable(PVGASTATE pVGAState);
637	int vboxCmdVBVACmdSubmit(PVGASTATE pVGAState);
638	int vboxCmdVBVACmdFlush(PVGASTATE pVGAState);
639	void vboxCmdVBVACmdTimer(PVGASTATE pVGAState);
640
641	#endif /* VBOX_WITH_HGSMI */
642
643	# ifdef VBOX_WITH_VMSVGA
644	int vgaR3RegisterVRAMHandler(PVGASTATE pVGAState, uint64_t cbFrameBuffer);
645	int vgaR3UnregisterVRAMHandler(PVGASTATE pVGAState);
646	int vgaR3UpdateDisplay(PVGASTATE pVGAState, unsigned xStart, unsigned yStart, unsigned width, unsigned height);
647	# endif
648
649	#ifndef VBOX
650	void vga_common_init(VGAState s, DisplayState ds, uint8_t *vga_ram_base,
651	unsigned long vga_ram_offset, int vga_ram_size);
652	uint32_t vga_mem_readb(void *opaque, target_phys_addr_t addr);
653	void vga_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val);
654	void vga_invalidate_scanlines(VGAState *s, int y1, int y2);
655
656	void vga_draw_cursor_line_8(uint8_t d1, const uint8_t src1,
657	int poffset, int w,
658	unsigned int color0, unsigned int color1,
659	unsigned int color_xor);
660	void vga_draw_cursor_line_16(uint8_t d1, const uint8_t src1,
661	int poffset, int w,
662	unsigned int color0, unsigned int color1,
663	unsigned int color_xor);
664	void vga_draw_cursor_line_32(uint8_t d1, const uint8_t src1,
665	int poffset, int w,
666	unsigned int color0, unsigned int color1,
667	unsigned int color_xor);
668
669	extern const uint8_t sr_mask[8];
670	extern const uint8_t gr_mask[16];
671	#endif /* !VBOX */
672

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/Devices/Graphics/DevVGA.h@ 50079

Download in other formats: