DevHDACommon.cpp@ 77436

Last change on this file since 77436 was 76553, checked in by vboxsync, 6 years ago
scm --update-copyright-year
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 22.4 KB

Line
1	/* $Id: DevHDACommon.cpp 76553 2019-01-01 01:45:53Z vboxsync $ */
2	/** @file
3	* DevHDACommon.cpp - Shared HDA device functions.
4	*/
5
6	/*
7	* Copyright (C) 2017-2019 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18
19	/*********************************************************************************************************************************
20	* Header Files *
21	*********************************************************************************************************************************/
22	#include <iprt/assert.h>
23	#include <iprt/errcore.h>
24
25	#define LOG_GROUP LOG_GROUP_DEV_HDA
26	#include <VBox/log.h>
27
28	#include "DrvAudio.h"
29
30	#include "DevHDA.h"
31	#include "DevHDACommon.h"
32
33	#include "HDAStream.h"
34
35
36	#ifndef LOG_ENABLED
37	/**
38	* Processes (de/asserts) the interrupt according to the HDA's current state.
39	*
40	* @returns IPRT status code.
41	* @param pThis HDA state.
42	*/
43	int hdaProcessInterrupt(PHDASTATE pThis)
44	#else
45	/**
46	* Processes (de/asserts) the interrupt according to the HDA's current state.
47	* Debug version.
48	*
49	* @returns IPRT status code.
50	* @param pThis HDA state.
51	* @param pszSource Caller information.
52	*/
53	int hdaProcessInterrupt(PHDASTATE pThis, const char *pszSource)
54	#endif
55	{
56	uint32_t uIntSts = hdaGetINTSTS(pThis);
57
58	HDA_REG(pThis, INTSTS) = uIntSts;
59
60	/* NB: It is possible to have GIS set even when CIE/SIEn are all zero; the GIS bit does
61	* not control the interrupt signal. See Figure 4 on page 54 of the HDA 1.0a spec.
62	*/
63	/* Global Interrupt Enable (GIE) set? */
64	if ( (HDA_REG(pThis, INTCTL) & HDA_INTCTL_GIE)
65	&& (HDA_REG(pThis, INTSTS) & HDA_REG(pThis, INTCTL) & (HDA_INTCTL_CIE \| HDA_STRMINT_MASK)))
66	{
67	Log3Func(("Asserted (%s)\n", pszSource));
68
69	PDMDevHlpPCISetIrq(pThis->CTX_SUFF(pDevIns), 0, 1 /* Assert */);
70	pThis->u8IRQL = 1;
71
72	#ifdef DEBUG
73	pThis->Dbg.IRQ.tsAssertedNs = RTTimeNanoTS();
74	pThis->Dbg.IRQ.tsProcessedLastNs = pThis->Dbg.IRQ.tsAssertedNs;
75	#endif
76	}
77	else
78	{
79	Log3Func(("Deasserted (%s)\n", pszSource));
80
81	PDMDevHlpPCISetIrq(pThis->CTX_SUFF(pDevIns), 0, 0 /* Deassert */);
82	pThis->u8IRQL = 0;
83	}
84
85	return VINF_SUCCESS;
86	}
87
88	/**
89	* Retrieves the currently set value for the wall clock.
90	*
91	* @return IPRT status code.
92	* @return Currently set wall clock value.
93	* @param pThis HDA state.
94	*
95	* @remark Operation is atomic.
96	*/
97	uint64_t hdaWalClkGetCurrent(PHDASTATE pThis)
98	{
99	return ASMAtomicReadU64(&pThis->u64WalClk);
100	}
101
102	#ifdef IN_RING3
103
104	/**
105	* Sets the actual WALCLK register to the specified wall clock value.
106	* The specified wall clock value only will be set (unless fForce is set to true) if all
107	* handled HDA streams have passed (in time) that value. This guarantees that the WALCLK
108	* register stays in sync with all handled HDA streams.
109	*
110	* @return true if the WALCLK register has been updated, false if not.
111	* @param pThis HDA state.
112	* @param u64WalClk Wall clock value to set WALCLK register to.
113	* @param fForce Whether to force setting the wall clock value or not.
114	*/
115	bool hdaR3WalClkSet(PHDASTATE pThis, uint64_t u64WalClk, bool fForce)
116	{
117	const bool fFrontPassed = hdaR3StreamPeriodHasPassedAbsWalClk (&hdaR3GetStreamFromSink(pThis, &pThis->SinkFront)->State.Period,
118	u64WalClk);
119	const uint64_t u64FrontAbsWalClk = hdaR3StreamPeriodGetAbsElapsedWalClk(&hdaR3GetStreamFromSink(pThis, &pThis->SinkFront)->State.Period);
120	# ifdef VBOX_WITH_AUDIO_HDA_51_SURROUND
121	# error "Implement me!"
122	# endif
123
124	const bool fLineInPassed = hdaR3StreamPeriodHasPassedAbsWalClk (&hdaR3GetStreamFromSink(pThis, &pThis->SinkLineIn)->State.Period, u64WalClk);
125	const uint64_t u64LineInAbsWalClk = hdaR3StreamPeriodGetAbsElapsedWalClk(&hdaR3GetStreamFromSink(pThis, &pThis->SinkLineIn)->State.Period);
126	# ifdef VBOX_WITH_HDA_MIC_IN
127	const bool fMicInPassed = hdaR3StreamPeriodHasPassedAbsWalClk (&hdaR3GetStreamFromSink(pThis, &pThis->SinkMicIn)->State.Period, u64WalClk);
128	const uint64_t u64MicInAbsWalClk = hdaR3StreamPeriodGetAbsElapsedWalClk(&hdaR3GetStreamFromSink(pThis, &pThis->SinkMicIn)->State.Period);
129	# endif
130
131	# ifdef VBOX_STRICT
132	const uint64_t u64WalClkCur = ASMAtomicReadU64(&pThis->u64WalClk);
133	# endif
134
135	/* Only drive the WALCLK register forward if all (active) stream periods have passed
136	* the specified point in time given by u64WalClk. */
137	if ( ( fFrontPassed
138	# ifdef VBOX_WITH_AUDIO_HDA_51_SURROUND
139	# error "Implement me!"
140	# endif
141	&& fLineInPassed
142	# ifdef VBOX_WITH_HDA_MIC_IN
143	&& fMicInPassed
144	# endif
145	)
146	\|\| fForce)
147	{
148	if (!fForce)
149	{
150	/* Get the maximum value of all periods we need to handle.
151	* Not the most elegant solution, but works for now ... */
152	u64WalClk = RT_MAX(u64WalClk, u64FrontAbsWalClk);
153	# ifdef VBOX_WITH_AUDIO_HDA_51_SURROUND
154	# error "Implement me!"
155	# endif
156	u64WalClk = RT_MAX(u64WalClk, u64LineInAbsWalClk);
157	# ifdef VBOX_WITH_HDA_MIC_IN
158	u64WalClk = RT_MAX(u64WalClk, u64MicInAbsWalClk);
159	# endif
160
161	# ifdef VBOX_STRICT
162	AssertMsg(u64WalClk >= u64WalClkCur,
163	("Setting WALCLK to a value going backwards does not make any sense (old %RU64 vs. new %RU64)\n",
164	u64WalClkCur, u64WalClk));
165	if (u64WalClk == u64WalClkCur) /* Setting a stale value? */
166	{
167	if (pThis->u8WalClkStaleCnt++ > 3)
168	AssertMsgFailed(("Setting WALCLK to a stale value (%RU64) too often isn't a good idea really. "
169	"Good luck with stuck audio stuff.\n", u64WalClk));
170	}
171	else
172	pThis->u8WalClkStaleCnt = 0;
173	# endif
174	}
175
176	/* Set the new WALCLK value. */
177	ASMAtomicWriteU64(&pThis->u64WalClk, u64WalClk);
178	}
179
180	const uint64_t u64WalClkNew = hdaWalClkGetCurrent(pThis);
181
182	Log3Func(("Cur: %RU64, New: %RU64 (force %RTbool) -> %RU64 %s\n",
183	u64WalClkCur, u64WalClk, fForce,
184	u64WalClkNew, u64WalClkNew == u64WalClk ? "[OK]" : "[DELAYED]"));
185
186	return (u64WalClkNew == u64WalClk);
187	}
188
189	/**
190	* Returns the default (mixer) sink from a given SD#.
191	* Returns NULL if no sink is found.
192	*
193	* @return PHDAMIXERSINK
194	* @param pThis HDA state.
195	* @param uSD SD# to return mixer sink for.
196	* NULL if not found / handled.
197	*/
198	PHDAMIXERSINK hdaR3GetDefaultSink(PHDASTATE pThis, uint8_t uSD)
199	{
200	if (hdaGetDirFromSD(uSD) == PDMAUDIODIR_IN)
201	{
202	const uint8_t uFirstSDI = 0;
203
204	if (uSD == uFirstSDI) /* First SDI. */
205	return &pThis->SinkLineIn;
206	# ifdef VBOX_WITH_AUDIO_HDA_MIC_IN
207	if (uSD == uFirstSDI + 1)
208	return &pThis->SinkMicIn;
209	# else
210	/* If we don't have a dedicated Mic-In sink, use the always present Line-In sink. */
211	return &pThis->SinkLineIn;
212	# endif
213	}
214	else
215	{
216	const uint8_t uFirstSDO = HDA_MAX_SDI;
217
218	if (uSD == uFirstSDO)
219	return &pThis->SinkFront;
220	# ifdef VBOX_WITH_AUDIO_HDA_51_SURROUND
221	if (uSD == uFirstSDO + 1)
222	return &pThis->SinkCenterLFE;
223	if (uSD == uFirstSDO + 2)
224	return &pThis->SinkRear;
225	# endif
226	}
227
228	return NULL;
229	}
230
231	#endif /* IN_RING3 */
232
233	/**
234	* Returns the audio direction of a specified stream descriptor.
235	*
236	* The register layout specifies that input streams (SDI) come first,
237	* followed by the output streams (SDO). So every stream ID below HDA_MAX_SDI
238	* is an input stream, whereas everything >= HDA_MAX_SDI is an output stream.
239	*
240	* Note: SDnFMT register does not provide that information, so we have to judge
241	* for ourselves.
242	*
243	* @return Audio direction.
244	*/
245	PDMAUDIODIR hdaGetDirFromSD(uint8_t uSD)
246	{
247	AssertReturn(uSD < HDA_MAX_STREAMS, PDMAUDIODIR_UNKNOWN);
248
249	if (uSD < HDA_MAX_SDI)
250	return PDMAUDIODIR_IN;
251
252	return PDMAUDIODIR_OUT;
253	}
254
255	/**
256	* Returns the HDA stream of specified stream descriptor number.
257	*
258	* @return Pointer to HDA stream, or NULL if none found.
259	*/
260	PHDASTREAM hdaGetStreamFromSD(PHDASTATE pThis, uint8_t uSD)
261	{
262	AssertPtrReturn(pThis, NULL);
263	AssertReturn(uSD < HDA_MAX_STREAMS, NULL);
264
265	if (uSD >= HDA_MAX_STREAMS)
266	{
267	AssertMsgFailed(("Invalid / non-handled SD%RU8\n", uSD));
268	return NULL;
269	}
270
271	return &pThis->aStreams[uSD];
272	}
273
274	#ifdef IN_RING3
275
276	/**
277	* Returns the HDA stream of specified HDA sink.
278	*
279	* @return Pointer to HDA stream, or NULL if none found.
280	*/
281	PHDASTREAM hdaR3GetStreamFromSink(PHDASTATE pThis, PHDAMIXERSINK pSink)
282	{
283	AssertPtrReturn(pThis, NULL);
284	AssertPtrReturn(pSink, NULL);
285
286	/** @todo Do something with the channel mapping here? */
287	return pSink->pStream;
288	}
289
290	/**
291	* Reads DMA data from a given HDA output stream.
292	*
293	* @return IPRT status code.
294	* @param pThis HDA state.
295	* @param pStream HDA output stream to read DMA data from.
296	* @param pvBuf Where to store the read data.
297	* @param cbBuf How much to read in bytes.
298	* @param pcbRead Returns read bytes from DMA. Optional.
299	*/
300	int hdaR3DMARead(PHDASTATE pThis, PHDASTREAM pStream, void pvBuf, uint32_t cbBuf, uint32_t pcbRead)
301	{
302	AssertPtrReturn(pThis, VERR_INVALID_POINTER);
303	AssertPtrReturn(pStream, VERR_INVALID_POINTER);
304	/* pcbRead is optional. */
305
306	PHDABDLE pBDLE = &pStream->State.BDLE;
307
308	int rc = VINF_SUCCESS;
309
310	uint32_t cbReadTotal = 0;
311	uint32_t cbLeft = RT_MIN(cbBuf, pBDLE->Desc.u32BufSize - pBDLE->State.u32BufOff);
312
313	# ifdef HDA_DEBUG_SILENCE
314	uint64_t csSilence = 0;
315
316	pStream->Dbg.cSilenceThreshold = 100;
317	pStream->Dbg.cbSilenceReadMin = _1M;
318	# endif
319
320	RTGCPHYS addrChunk = pBDLE->Desc.u64BufAddr + pBDLE->State.u32BufOff;
321
322	while (cbLeft)
323	{
324	uint32_t cbChunk = RT_MIN(cbLeft, pStream->u16FIFOS);
325
326	rc = PDMDevHlpPhysRead(pThis->CTX_SUFF(pDevIns), addrChunk, (uint8_t *)pvBuf + cbReadTotal, cbChunk);
327	if (RT_FAILURE(rc))
328	break;
329
330	# ifdef HDA_DEBUG_SILENCE
331	uint16_t pu16Buf = (uint16_t )pvBuf;
332	for (size_t i = 0; i < cbChunk / sizeof(uint16_t); i++)
333	{
334	if (*pu16Buf == 0)
335	csSilence++;
336	else
337	break;
338	pu16Buf++;
339	}
340	# endif
341	if (pStream->Dbg.Runtime.fEnabled)
342	DrvAudioHlpFileWrite(pStream->Dbg.Runtime.pFileDMARaw, (uint8_t )pvBuf + cbReadTotal, cbChunk, 0 / fFlags */);
343
344	STAM_COUNTER_ADD(&pThis->StatBytesRead, cbChunk);
345	addrChunk = (addrChunk + cbChunk) % pBDLE->Desc.u32BufSize;
346
347	Assert(cbLeft >= cbChunk);
348	cbLeft -= cbChunk;
349
350	cbReadTotal += cbChunk;
351	}
352
353	# ifdef HDA_DEBUG_SILENCE
354	if (csSilence)
355	pStream->Dbg.csSilence += csSilence;
356
357	if ( csSilence == 0
358	&& pStream->Dbg.csSilence > pStream->Dbg.cSilenceThreshold
359	&& pStream->Dbg.cbReadTotal >= pStream->Dbg.cbSilenceReadMin)
360	{
361	LogFunc(("Silent block detected: %RU64 audio samples\n", pStream->Dbg.csSilence));
362	pStream->Dbg.csSilence = 0;
363	}
364	# endif
365
366	if (RT_SUCCESS(rc))
367	{
368	if (pcbRead)
369	*pcbRead = cbReadTotal;
370	}
371
372	return rc;
373	}
374
375	/**
376	* Writes audio data from an HDA input stream's FIFO to its associated DMA area.
377	*
378	* @return IPRT status code.
379	* @param pThis HDA state.
380	* @param pStream HDA input stream to write audio data to.
381	* @param pvBuf Data to write.
382	* @param cbBuf How much (in bytes) to write.
383	* @param pcbWritten Returns written bytes on success. Optional.
384	*/
385	int hdaR3DMAWrite(PHDASTATE pThis, PHDASTREAM pStream, const void pvBuf, uint32_t cbBuf, uint32_t pcbWritten)
386	{
387	AssertPtrReturn(pThis, VERR_INVALID_POINTER);
388	AssertPtrReturn(pStream, VERR_INVALID_POINTER);
389	/* pcbWritten is optional. */
390
391	PHDABDLE pBDLE = &pStream->State.BDLE;
392
393	int rc = VINF_SUCCESS;
394
395	uint32_t cbWrittenTotal = 0;
396	uint32_t cbLeft = RT_MIN(cbBuf, pBDLE->Desc.u32BufSize - pBDLE->State.u32BufOff);
397
398	RTGCPHYS addrChunk = pBDLE->Desc.u64BufAddr + pBDLE->State.u32BufOff;
399
400	while (cbLeft)
401	{
402	uint32_t cbChunk = RT_MIN(cbLeft, pStream->u16FIFOS);
403
404	/* Sanity checks. */
405	Assert(cbChunk <= pBDLE->Desc.u32BufSize - pBDLE->State.u32BufOff);
406
407	if (pStream->Dbg.Runtime.fEnabled)
408	DrvAudioHlpFileWrite(pStream->Dbg.Runtime.pFileDMARaw, (uint8_t )pvBuf + cbWrittenTotal, cbChunk, 0 / fFlags */);
409
410	rc = PDMDevHlpPCIPhysWrite(pThis->CTX_SUFF(pDevIns),
411	addrChunk, (uint8_t *)pvBuf + cbWrittenTotal, cbChunk);
412	if (RT_FAILURE(rc))
413	break;
414
415	STAM_COUNTER_ADD(&pThis->StatBytesWritten, cbChunk);
416	addrChunk = (addrChunk + cbChunk) % pBDLE->Desc.u32BufSize;
417
418	Assert(cbLeft >= cbChunk);
419	cbLeft -= (uint32_t)cbChunk;
420
421	cbWrittenTotal += (uint32_t)cbChunk;
422	}
423
424	if (RT_SUCCESS(rc))
425	{
426	if (pcbWritten)
427	*pcbWritten = cbWrittenTotal;
428	}
429	else
430	LogFunc(("Failed with %Rrc\n", rc));
431
432	return rc;
433	}
434
435	#endif /* IN_RING3 */
436
437	/**
438	* Returns a new INTSTS value based on the current device state.
439	*
440	* @returns Determined INTSTS register value.
441	* @param pThis HDA state.
442	*
443	* @remark This function does not set INTSTS!
444	*/
445	uint32_t hdaGetINTSTS(PHDASTATE pThis)
446	{
447	uint32_t intSts = 0;
448
449	/* Check controller interrupts (RIRB, STATEST). */
450	if (HDA_REG(pThis, RIRBSTS) & HDA_REG(pThis, RIRBCTL) & (HDA_RIRBCTL_ROIC \| HDA_RIRBCTL_RINTCTL))
451	{
452	intSts \|= HDA_INTSTS_CIS; /* Set the Controller Interrupt Status (CIS). */
453	}
454
455	/* Check SDIN State Change Status Flags. */
456	if (HDA_REG(pThis, STATESTS) & HDA_REG(pThis, WAKEEN))
457	{
458	intSts \|= HDA_INTSTS_CIS; /* Touch Controller Interrupt Status (CIS). */
459	}
460
461	/* For each stream, check if any interrupt status bit is set and enabled. */
462	for (uint8_t iStrm = 0; iStrm < HDA_MAX_STREAMS; ++iStrm)
463	{
464	if (HDA_STREAM_REG(pThis, STS, iStrm) & HDA_STREAM_REG(pThis, CTL, iStrm) & (HDA_SDCTL_DEIE \| HDA_SDCTL_FEIE \| HDA_SDCTL_IOCE))
465	{
466	Log3Func(("[SD%d] interrupt status set\n", iStrm));
467	intSts \|= RT_BIT(iStrm);
468	}
469	}
470
471	if (intSts)
472	intSts \|= HDA_INTSTS_GIS; /* Set the Global Interrupt Status (GIS). */
473
474	Log3Func(("-> 0x%x\n", intSts));
475
476	return intSts;
477	}
478
479	#ifdef IN_RING3
480
481	/**
482	* Converts an HDA stream's SDFMT register into a given PCM properties structure.
483	*
484	* @return IPRT status code.
485	* @param u16SDFMT The HDA stream's SDFMT value to convert.
486	* @param pProps PCM properties structure to hold converted result on success.
487	*/
488	int hdaR3SDFMTToPCMProps(uint16_t u16SDFMT, PPDMAUDIOPCMPROPS pProps)
489	{
490	AssertPtrReturn(pProps, VERR_INVALID_POINTER);
491
492	# define EXTRACT_VALUE(v, mask, shift) ((v & ((mask) << (shift))) >> (shift))
493
494	int rc = VINF_SUCCESS;
495
496	uint32_t u32Hz = EXTRACT_VALUE(u16SDFMT, HDA_SDFMT_BASE_RATE_MASK, HDA_SDFMT_BASE_RATE_SHIFT)
497	? 44100 : 48000;
498	uint32_t u32HzMult = 1;
499	uint32_t u32HzDiv = 1;
500
501	switch (EXTRACT_VALUE(u16SDFMT, HDA_SDFMT_MULT_MASK, HDA_SDFMT_MULT_SHIFT))
502	{
503	case 0: u32HzMult = 1; break;
504	case 1: u32HzMult = 2; break;
505	case 2: u32HzMult = 3; break;
506	case 3: u32HzMult = 4; break;
507	default:
508	LogFunc(("Unsupported multiplier %x\n",
509	EXTRACT_VALUE(u16SDFMT, HDA_SDFMT_MULT_MASK, HDA_SDFMT_MULT_SHIFT)));
510	rc = VERR_NOT_SUPPORTED;
511	break;
512	}
513	switch (EXTRACT_VALUE(u16SDFMT, HDA_SDFMT_DIV_MASK, HDA_SDFMT_DIV_SHIFT))
514	{
515	case 0: u32HzDiv = 1; break;
516	case 1: u32HzDiv = 2; break;
517	case 2: u32HzDiv = 3; break;
518	case 3: u32HzDiv = 4; break;
519	case 4: u32HzDiv = 5; break;
520	case 5: u32HzDiv = 6; break;
521	case 6: u32HzDiv = 7; break;
522	case 7: u32HzDiv = 8; break;
523	default:
524	LogFunc(("Unsupported divisor %x\n",
525	EXTRACT_VALUE(u16SDFMT, HDA_SDFMT_DIV_MASK, HDA_SDFMT_DIV_SHIFT)));
526	rc = VERR_NOT_SUPPORTED;
527	break;
528	}
529
530	uint8_t cBytes = 0;
531	switch (EXTRACT_VALUE(u16SDFMT, HDA_SDFMT_BITS_MASK, HDA_SDFMT_BITS_SHIFT))
532	{
533	case 0:
534	cBytes = 1;
535	break;
536	case 1:
537	cBytes = 2;
538	break;
539	case 4:
540	cBytes = 4;
541	break;
542	default:
543	AssertMsgFailed(("Unsupported bits per sample %x\n",
544	EXTRACT_VALUE(u16SDFMT, HDA_SDFMT_BITS_MASK, HDA_SDFMT_BITS_SHIFT)));
545	rc = VERR_NOT_SUPPORTED;
546	break;
547	}
548
549	if (RT_SUCCESS(rc))
550	{
551	RT_BZERO(pProps, sizeof(PDMAUDIOPCMPROPS));
552
553	pProps->cBytes = cBytes;
554	pProps->fSigned = true;
555	pProps->cChannels = (u16SDFMT & 0xf) + 1;
556	pProps->uHz = u32Hz * u32HzMult / u32HzDiv;
557	pProps->cShift = PDMAUDIOPCMPROPS_MAKE_SHIFT_PARMS(pProps->cBytes, pProps->cChannels);
558	}
559
560	# undef EXTRACT_VALUE
561	return rc;
562	}
563
564	# ifdef LOG_ENABLED
565	void hdaR3BDLEDumpAll(PHDASTATE pThis, uint64_t u64BDLBase, uint16_t cBDLE)
566	{
567	LogFlowFunc(("BDLEs @ 0x%x (%RU16):\n", u64BDLBase, cBDLE));
568	if (!u64BDLBase)
569	return;
570
571	uint32_t cbBDLE = 0;
572	for (uint16_t i = 0; i < cBDLE; i++)
573	{
574	HDABDLEDESC bd;
575	PDMDevHlpPhysRead(pThis->CTX_SUFF(pDevIns), u64BDLBase + i * sizeof(HDABDLEDESC), &bd, sizeof(bd));
576
577	LogFunc(("\t#%03d BDLE(adr:0x%llx, size:%RU32, ioc:%RTbool)\n",
578	i, bd.u64BufAddr, bd.u32BufSize, bd.fFlags & HDA_BDLE_FLAG_IOC));
579
580	cbBDLE += bd.u32BufSize;
581	}
582
583	LogFlowFunc(("Total: %RU32 bytes\n", cbBDLE));
584
585	if (!pThis->u64DPBase) /* No DMA base given? Bail out. */
586	return;
587
588	LogFlowFunc(("DMA counters:\n"));
589
590	for (int i = 0; i < cBDLE; i++)
591	{
592	uint32_t uDMACnt;
593	PDMDevHlpPhysRead(pThis->CTX_SUFF(pDevIns), (pThis->u64DPBase & DPBASE_ADDR_MASK) + (i * 2 * sizeof(uint32_t)),
594	&uDMACnt, sizeof(uDMACnt));
595
596	LogFlowFunc(("\t#%03d DMA @ 0x%x\n", i , uDMACnt));
597	}
598	}
599	# endif /* LOG_ENABLED */
600
601	/**
602	* Fetches a Bundle Descriptor List Entry (BDLE) from the DMA engine.
603	*
604	* @param pThis Pointer to HDA state.
605	* @param pBDLE Where to store the fetched result.
606	* @param u64BaseDMA Address base of DMA engine to use.
607	* @param u16Entry BDLE entry to fetch.
608	*/
609	int hdaR3BDLEFetch(PHDASTATE pThis, PHDABDLE pBDLE, uint64_t u64BaseDMA, uint16_t u16Entry)
610	{
611	AssertPtrReturn(pThis, VERR_INVALID_POINTER);
612	AssertPtrReturn(pBDLE, VERR_INVALID_POINTER);
613	AssertReturn(u64BaseDMA, VERR_INVALID_PARAMETER);
614
615	if (!u64BaseDMA)
616	{
617	LogRel2(("HDA: Unable to fetch BDLE #%RU16 - no base DMA address set (yet)\n", u16Entry));
618	return VERR_NOT_FOUND;
619	}
620	/** @todo Compare u16Entry with LVI. */
621
622	int rc = PDMDevHlpPhysRead(pThis->CTX_SUFF(pDevIns), u64BaseDMA + (u16Entry * sizeof(HDABDLEDESC)),
623	&pBDLE->Desc, sizeof(pBDLE->Desc));
624
625	if (RT_SUCCESS(rc))
626	{
627	/* Reset internal state. */
628	RT_ZERO(pBDLE->State);
629	pBDLE->State.u32BDLIndex = u16Entry;
630	}
631
632	Log3Func(("Entry #%d @ 0x%x: %R[bdle], rc=%Rrc\n", u16Entry, u64BaseDMA + (u16Entry * sizeof(HDABDLEDESC)), pBDLE, rc));
633
634
635	return VINF_SUCCESS;
636	}
637
638	/**
639	* Tells whether a given BDLE is complete or not.
640	*
641	* @return true if BDLE is complete, false if not.
642	* @param pBDLE BDLE to retrieve status for.
643	*/
644	bool hdaR3BDLEIsComplete(PHDABDLE pBDLE)
645	{
646	bool fIsComplete = false;
647
648	if ( !pBDLE->Desc.u32BufSize /* There can be BDLEs with 0 size. */
649	\|\| (pBDLE->State.u32BufOff >= pBDLE->Desc.u32BufSize))
650	{
651	Assert(pBDLE->State.u32BufOff == pBDLE->Desc.u32BufSize);
652	fIsComplete = true;
653	}
654
655	Log3Func(("%R[bdle] => %s\n", pBDLE, fIsComplete ? "COMPLETE" : "INCOMPLETE"));
656
657	return fIsComplete;
658	}
659
660	/**
661	* Tells whether a given BDLE needs an interrupt or not.
662	*
663	* @return true if BDLE needs an interrupt, false if not.
664	* @param pBDLE BDLE to retrieve status for.
665	*/
666	bool hdaR3BDLENeedsInterrupt(PHDABDLE pBDLE)
667	{
668	return (pBDLE->Desc.fFlags & HDA_BDLE_FLAG_IOC);
669	}
670
671	/**
672	* Sets the virtual device timer to a new expiration time.
673	*
674	* @returns Whether the new expiration time was set or not.
675	* @param pThis HDA state.
676	* @param pStream HDA stream to set timer for.
677	* @param tsExpire New (virtual) expiration time to set.
678	* @param fForce Whether to force setting the expiration time or not.
679	*
680	* @remark This function takes all active HDA streams and their
681	* current timing into account. This is needed to make sure
682	* that all streams can match their needed timing.
683	*
684	* To achieve this, the earliest (lowest) timestamp of all
685	* active streams found will be used for the next scheduling slot.
686	*
687	* Forcing a new expiration time will override the above mechanism.
688	*/
689	bool hdaR3TimerSet(PHDASTATE pThis, PHDASTREAM pStream, uint64_t tsExpire, bool fForce)
690	{
691	AssertPtrReturn(pThis, false);
692	AssertPtrReturn(pStream, false);
693
694	uint64_t tsExpireMin = tsExpire;
695
696	if (!fForce)
697	{
698	if (hdaR3StreamTransferIsScheduled(pStream))
699	tsExpireMin = RT_MIN(tsExpireMin, hdaR3StreamTransferGetNext(pStream));
700	}
701
702	AssertPtr(pThis->pTimer[pStream->u8SD]);
703
704	const uint64_t tsNow = TMTimerGet(pThis->pTimer[pStream->u8SD]);
705
706	/*
707	* Make sure to not go backwards in time, as this will assert in TMTimerSet().
708	* This in theory could happen in hdaR3StreamTransferGetNext() from above.
709	*/
710	if (tsExpireMin < tsNow)
711	tsExpireMin = tsNow;
712
713	int rc = TMTimerSet(pThis->pTimer[pStream->u8SD], tsExpireMin);
714	AssertRC(rc);
715
716	return RT_SUCCESS(rc);
717	}
718
719	#endif /* IN_RING3 */

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/Devices/Audio/DevHDACommon.cpp@ 77436

Download in other formats: