1 | /* $Id: VBoxGaHwSVGA.h 82968 2020-02-04 10:35:17Z vboxsync $ */
|
---|
2 | /** @file
|
---|
3 | * VirtualBox Windows Guest Mesa3D - Gallium driver interface.
|
---|
4 | */
|
---|
5 |
|
---|
6 | /*
|
---|
7 | * Copyright (C) 2016-2020 Oracle Corporation
|
---|
8 | *
|
---|
9 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
---|
10 | * available from http://www.virtualbox.org. This file is free software;
|
---|
11 | * you can redistribute it and/or modify it under the terms of the GNU
|
---|
12 | * General Public License (GPL) as published by the Free Software
|
---|
13 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
---|
14 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
---|
15 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
---|
16 | */
|
---|
17 |
|
---|
18 | #ifndef GA_INCLUDED_3D_WIN_VBoxGaHwSVGA_h
|
---|
19 | #define GA_INCLUDED_3D_WIN_VBoxGaHwSVGA_h
|
---|
20 | #ifndef RT_WITHOUT_PRAGMA_ONCE
|
---|
21 | # pragma once
|
---|
22 | #endif
|
---|
23 |
|
---|
24 | #include <iprt/types.h>
|
---|
25 |
|
---|
26 | /*
|
---|
27 | * VBOXGAHWINFOSVGA contains information about the virtual hardware, which is neede dy the user mode
|
---|
28 | * Gallium driver. The driver can not query the info at the initialization time, therefore
|
---|
29 | * we send the complete info to the driver.
|
---|
30 | *
|
---|
31 | * Since both FIFO and SVGA_REG_ are expanded over time, we reserve some space.
|
---|
32 | * The Gallium user mode driver can figure out which part of au32Regs and au32Fifo
|
---|
33 | * is valid from the raw data.
|
---|
34 | *
|
---|
35 | * VBOXGAHWINFOSVGA struct goes both to 32 and 64 bit user mode binaries, take care of alignment.
|
---|
36 | */
|
---|
37 | #pragma pack(1)
|
---|
38 | typedef struct VBOXGAHWINFOSVGA
|
---|
39 | {
|
---|
40 | uint32_t cbInfoSVGA;
|
---|
41 |
|
---|
42 | /* Copy of SVGA_REG_*, up to 256, currently 58 are used. */
|
---|
43 | uint32_t au32Regs[256];
|
---|
44 |
|
---|
45 | /* Copy of FIFO registers, up to 1024, currently 290 are used. */
|
---|
46 | uint32_t au32Fifo[1024];
|
---|
47 |
|
---|
48 | /* Currently SVGA has 244 caps, 512 should be ok for near future.
|
---|
49 | * This is a copy of SVGA_REG_DEV_CAP enumeration.
|
---|
50 | * Only valid if SVGA_CAP_GBOBJECTS is set in SVGA_REG_CAPABILITIES.
|
---|
51 | */
|
---|
52 | uint32_t au32Caps[512];
|
---|
53 | } VBOXGAHWINFOSVGA;
|
---|
54 | #pragma pack()
|
---|
55 |
|
---|
56 | #endif /* !GA_INCLUDED_3D_WIN_VBoxGaHwSVGA_h */
|
---|