1 | /** @file
|
---|
2 | * MSI - Message signalled interrupts support.
|
---|
3 | */
|
---|
4 |
|
---|
5 | /*
|
---|
6 | * Copyright (C) 2010-2017 Oracle Corporation
|
---|
7 | *
|
---|
8 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
---|
9 | * available from http://www.virtualbox.org. This file is free software;
|
---|
10 | * you can redistribute it and/or modify it under the terms of the GNU
|
---|
11 | * General Public License (GPL) as published by the Free Software
|
---|
12 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
---|
13 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
---|
14 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
---|
15 | *
|
---|
16 | * The contents of this file may alternatively be used under the terms
|
---|
17 | * of the Common Development and Distribution License Version 1.0
|
---|
18 | * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
|
---|
19 | * VirtualBox OSE distribution, in which case the provisions of the
|
---|
20 | * CDDL are applicable instead of those of the GPL.
|
---|
21 | *
|
---|
22 | * You may elect to license modified versions of this file under the
|
---|
23 | * terms and conditions of either the GPL or the CDDL or both.
|
---|
24 | */
|
---|
25 |
|
---|
26 | #ifndef ___VBox_msi_h
|
---|
27 | #define ___VBox_msi_h
|
---|
28 |
|
---|
29 | #include <VBox/cdefs.h>
|
---|
30 | #include <VBox/types.h>
|
---|
31 | #include <iprt/assert.h>
|
---|
32 |
|
---|
33 | #include <VBox/pci.h>
|
---|
34 |
|
---|
35 | /* Constants for Intel APIC MSI messages */
|
---|
36 | #define VBOX_MSI_DATA_VECTOR_SHIFT 0
|
---|
37 | #define VBOX_MSI_DATA_VECTOR_MASK 0x000000ff
|
---|
38 | #define VBOX_MSI_DATA_VECTOR(v) (((v) << VBOX_MSI_DATA_VECTOR_SHIFT) & \
|
---|
39 | VBOX_MSI_DATA_VECTOR_MASK)
|
---|
40 | #define VBOX_MSI_DATA_DELIVERY_MODE_SHIFT 8
|
---|
41 | #define VBOX_MSI_DATA_DELIVERY_FIXED (0 << VBOX_MSI_DATA_DELIVERY_MODE_SHIFT)
|
---|
42 | #define VBOX_MSI_DATA_DELIVERY_LOWPRI (1 << VBOX_MSI_DATA_DELIVERY_MODE_SHIFT)
|
---|
43 |
|
---|
44 | #define VBOX_MSI_DATA_LEVEL_SHIFT 14
|
---|
45 | #define VBOX_MSI_DATA_LEVEL_DEASSERT (0 << VBOX_MSI_DATA_LEVEL_SHIFT)
|
---|
46 | #define VBOX_MSI_DATA_LEVEL_ASSERT (1 << VBOX_MSI_DATA_LEVEL_SHIFT)
|
---|
47 |
|
---|
48 | #define VBOX_MSI_DATA_TRIGGER_SHIFT 15
|
---|
49 | #define VBOX_MSI_DATA_TRIGGER_EDGE (0 << VBOX_MSI_DATA_TRIGGER_SHIFT)
|
---|
50 | #define VBOX_MSI_DATA_TRIGGER_LEVEL (1 << VBOX_MSI_DATA_TRIGGER_SHIFT)
|
---|
51 |
|
---|
52 | /**
|
---|
53 | * MSI region, actually same as LAPIC MMIO region, but listens on bus,
|
---|
54 | * not CPU, accesses.
|
---|
55 | */
|
---|
56 | #define VBOX_MSI_ADDR_BASE 0xfee00000
|
---|
57 | #define VBOX_MSI_ADDR_SIZE 0x100000
|
---|
58 |
|
---|
59 | #define VBOX_MSI_ADDR_DEST_MODE_SHIFT 2
|
---|
60 | #define VBOX_MSI_ADDR_DEST_MODE_PHYSICAL (0 << VBOX_MSI_ADDR_DEST_MODE_SHIFT)
|
---|
61 | #define VBOX_MSI_ADDR_DEST_MODE_LOGICAL (1 << VBOX_MSI_ADDR_DEST_MODE_SHIFT)
|
---|
62 |
|
---|
63 | #define VBOX_MSI_ADDR_REDIRECTION_SHIFT 3
|
---|
64 | #define VBOX_MSI_ADDR_REDIRECTION_CPU (0 << VBOX_MSI_ADDR_REDIRECTION_SHIFT)
|
---|
65 | /* dedicated cpu */
|
---|
66 | #define VBOX_MSI_ADDR_REDIRECTION_LOWPRI (1 << VBOX_MSI_ADDR_REDIRECTION_SHIFT)
|
---|
67 | /* lowest priority */
|
---|
68 |
|
---|
69 | #define VBOX_MSI_ADDR_DEST_ID_SHIFT 12
|
---|
70 | #define VBOX_MSI_ADDR_DEST_ID_MASK 0x00ffff0
|
---|
71 | #define VBOX_MSI_ADDR_DEST_ID(dest) (((dest) << VBOX_MSI_ADDR_DEST_ID_SHIFT) & \
|
---|
72 | VBOX_MSI_ADDR_DEST_ID_MASK)
|
---|
73 | #define VBOX_MSI_ADDR_EXT_DEST_ID(dest) ((dest) & 0xffffff00)
|
---|
74 |
|
---|
75 | #define VBOX_MSI_ADDR_IR_EXT_INT (1 << 4)
|
---|
76 | #define VBOX_MSI_ADDR_IR_SHV (1 << 3)
|
---|
77 | #define VBOX_MSI_ADDR_IR_INDEX1(index) ((index & 0x8000) >> 13)
|
---|
78 | #define VBOX_MSI_ADDR_IR_INDEX2(index) ((index & 0x7fff) << 5)
|
---|
79 |
|
---|
80 | /* Maximum number of vectors, per device/function */
|
---|
81 | #define VBOX_MSI_MAX_ENTRIES 32
|
---|
82 |
|
---|
83 | /* Offsets in MSI PCI capability structure (VBOX_PCI_CAP_ID_MSI) */
|
---|
84 | #define VBOX_MSI_CAP_MESSAGE_CONTROL 0x02
|
---|
85 | #define VBOX_MSI_CAP_MESSAGE_ADDRESS_32 0x04
|
---|
86 | #define VBOX_MSI_CAP_MESSAGE_ADDRESS_LO 0x04
|
---|
87 | #define VBOX_MSI_CAP_MESSAGE_ADDRESS_HI 0x08
|
---|
88 | #define VBOX_MSI_CAP_MESSAGE_DATA_32 0x08
|
---|
89 | #define VBOX_MSI_CAP_MESSAGE_DATA_64 0x0c
|
---|
90 | #define VBOX_MSI_CAP_MASK_BITS_32 0x0c
|
---|
91 | #define VBOX_MSI_CAP_PENDING_BITS_32 0x10
|
---|
92 | #define VBOX_MSI_CAP_MASK_BITS_64 0x10
|
---|
93 | #define VBOX_MSI_CAP_PENDING_BITS_64 0x14
|
---|
94 |
|
---|
95 | /* We implement MSI with per-vector masking */
|
---|
96 | #define VBOX_MSI_CAP_SIZE_32 0x14
|
---|
97 | #define VBOX_MSI_CAP_SIZE_64 0x18
|
---|
98 |
|
---|
99 | /**
|
---|
100 | * MSI-X different from MSI by the fact that dedicated physical page
|
---|
101 | * (in device memory) is assigned for MSI-X table, and Pending Bit Array (PBA),
|
---|
102 | * which is recommended to be separated from the main table by at least 2K.
|
---|
103 | */
|
---|
104 | /* Size of a MSI-X page */
|
---|
105 | #define VBOX_MSIX_PAGE_SIZE 0x1000
|
---|
106 | /* Pending interrupts (PBA) */
|
---|
107 | #define VBOX_MSIX_PAGE_PENDING (VBOX_MSIX_PAGE_SIZE / 2)
|
---|
108 | /* Maximum number of vectors, per device/function */
|
---|
109 | #define VBOX_MSIX_MAX_ENTRIES 2048
|
---|
110 | /* Size of MSI-X PCI capability */
|
---|
111 | #define VBOX_MSIX_CAP_SIZE 12
|
---|
112 | /* Offsets in MSI-X PCI capability structure (VBOX_PCI_CAP_ID_MSIX) */
|
---|
113 | #define VBOX_MSIX_CAP_MESSAGE_CONTROL 0x02
|
---|
114 | #define VBOX_MSIX_TABLE_BIROFFSET 0x04
|
---|
115 | #define VBOX_MSIX_PBA_BIROFFSET 0x08
|
---|
116 | /* Size of single MSI-X table entry */
|
---|
117 | #define VBOX_MSIX_ENTRY_SIZE 16
|
---|
118 |
|
---|
119 |
|
---|
120 | #endif
|
---|