VirtualBox

source: vbox/trunk/include/VBox/em.h@ 665

Last change on this file since 665 was 1, checked in by vboxsync, 55 years ago

import

  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 13.0 KB
Line 
1/** @file
2 * EM - Execution Monitor.
3 */
4
5/*
6 * Copyright (C) 2006 InnoTek Systemberatung GmbH
7 *
8 * This file is part of VirtualBox Open Source Edition (OSE), as
9 * available from http://www.virtualbox.org. This file is free software;
10 * you can redistribute it and/or modify it under the terms of the GNU
11 * General Public License as published by the Free Software Foundation,
12 * in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
13 * distribution. VirtualBox OSE is distributed in the hope that it will
14 * be useful, but WITHOUT ANY WARRANTY of any kind.
15 *
16 * If you received this file as part of a commercial VirtualBox
17 * distribution, then only the terms of your commercial VirtualBox
18 * license agreement apply instead of the previous paragraph.
19 */
20
21
22#ifndef __VBox_em_h__
23#define __VBox_em_h__
24
25#include <VBox/cdefs.h>
26#include <VBox/types.h>
27#include <VBox/trpm.h>
28#include <VBox/cpum.h>
29#include <VBox/dis.h>
30
31__BEGIN_DECLS
32
33/** @defgroup grp_em The Execution Monitor API
34 * @{
35 */
36
37/**
38 * The Execution Manager State.
39 */
40typedef enum EMSTATE
41{
42 /** Not yet started. */
43 EMSTATE_NONE = 1,
44 /** Raw-mode execution. */
45 EMSTATE_RAW,
46 /** Hardware accelerated raw-mode execution. */
47 EMSTATE_HWACC,
48 /** Recompiled mode execution. */
49 EMSTATE_REM,
50 /** Execution is halted. (waiting for interrupt) */
51 EMSTATE_HALTED,
52 /** Execution is suspended. */
53 EMSTATE_SUSPENDED,
54 /** The VM is terminating. */
55 EMSTATE_TERMINATING,
56 /** Guest debug event from raw-mode is being processed. */
57 EMSTATE_DEBUG_GUEST_RAW,
58 /** Guest debug event from recompiled-mode is being processed. */
59 EMSTATE_DEBUG_GUEST_REM,
60 /** Hypervisor debug event being processed. */
61 EMSTATE_DEBUG_HYPER,
62 /** The VM has encountered a fatal error. (And everyone is panicing....) */
63 EMSTATE_GURU_MEDITATION,
64 /** Just a hack to ensure that we get a 32-bit integer. */
65 EMSTATE_MAKE_32BIT_HACK = 0x7fffffff
66} EMSTATE;
67
68
69/**
70 * Get the current execution manager status.
71 *
72 * @returns Current status.
73 */
74EMDECL(EMSTATE) EMGetState(PVM pVM);
75
76/**
77 * Checks if raw ring-3 execute mode is enabled.
78 *
79 * @returns true if enabled.
80 * @returns false if disabled.
81 * @param pVM The VM to operate on.
82 */
83#define EMIsRawRing3Enabled(pVM) ((pVM)->fRawR3Enabled)
84
85
86/**
87 * Checks if raw ring-0 execute mode is enabled.
88 *
89 * @returns true if enabled.
90 * @returns false if disabled.
91 * @param pVM The VM to operate on.
92 */
93#define EMIsRawRing0Enabled(pVM) ((pVM)->fRawR0Enabled)
94
95
96/**
97 * Sets the PC for which interrupts should be inhibited.
98 *
99 * @param pVM The VM handle.
100 * @param PC The PC.
101 */
102EMDECL(void) EMSetInhibitInterruptsPC(PVM pVM, RTGCUINTPTR PC);
103
104/**
105 * Gets the PC for which interrupts should be inhibited.
106 *
107 * There are a few instructions which inhibits or delays interrupts
108 * for the instruction following them. These instructions are:
109 * - STI
110 * - MOV SS, r/m16
111 * - POP SS
112 *
113 * @returns The PC for which interrupts should be inhibited.
114 * @param pVM VM handle.
115 *
116 */
117EMDECL(RTGCUINTPTR) EMGetInhibitInterruptsPC(PVM pVM);
118
119
120/**
121 * Disassembles one instruction.
122 *
123 * @param pVM The VM handle.
124 * @param pCtxCore The context core (used for both the mode and instruction).
125 * @param pCpu Where to return the parsed instruction info.
126 * @param pcbInstr Where to return the instruction size. (optional)
127 */
128EMDECL(int) EMInterpretDisasOne(PVM pVM, PCCPUMCTXCORE pCtxCore, PDISCPUSTATE pCpu, unsigned *pcbInstr);
129
130/**
131 * Disassembles one instruction.
132 *
133 * This is used by internally by the interpreter and by trap/access handlers.
134 *
135 * @param pVM The VM handle.
136 * @param GCPtrInstr The flat address of the instruction.
137 * @param pCtxCore The context core (used to determin the cpu mode).
138 * @param pCpu Where to return the parsed instruction info.
139 * @param pcbInstr Where to return the instruction size. (optional)
140 */
141EMDECL(int) EMInterpretDisasOneEx(PVM pVM, RTGCUINTPTR GCPtrInstr, PCCPUMCTXCORE pCtxCore,
142 PDISCPUSTATE pCpu, unsigned *pcbInstr);
143
144/**
145 * Interprets the current instruction.
146 *
147 * @returns VBox status code.
148 * @retval VINF_* Scheduling instructions.
149 * @retval VERR_EM_INTERPRETER Something we can't cope with.
150 * @retval VERR_* Fatal errors.
151 *
152 * @param pVM The VM handle.
153 * @param pRegFrame The register frame.
154 * Updates the EIP if an instruction was executed successfully.
155 * @param pvFault The fault address (CR2).
156 * @param pcbSize Size of the write (if applicable).
157 *
158 * @remark Invalid opcode exceptions have a higher priority than GP (see Intel
159 * Architecture System Developers Manual, Vol 3, 5.5) so we don't need
160 * to worry about e.g. invalid modrm combinations (!)
161 */
162EMDECL(int) EMInterpretInstruction(PVM pVM, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize);
163
164/**
165 * Interprets the current instruction using the supplied DISCPUSTATE structure.
166 *
167 * EIP is *NOT* updated!
168 *
169 * @returns VBox status code.
170 * @retval VINF_* Scheduling instructions. When these are returned, it
171 * starts to get a bit tricky to know whether code was
172 * executed or not... We'll address this when it becomes a problem.
173 * @retval VERR_EM_INTERPRETER Something we can't cope with.
174 * @retval VERR_* Fatal errors.
175 *
176 * @param pVM The VM handle.
177 * @param pCpu The disassembler cpu state for the instruction to be interpreted.
178 * @param pRegFrame The register frame. EIP is *NOT* changed!
179 * @param pvFault The fault address (CR2).
180 * @param pcbSize Size of the write (if applicable).
181 *
182 * @remark Invalid opcode exceptions have a higher priority than GP (see Intel
183 * Architecture System Developers Manual, Vol 3, 5.5) so we don't need
184 * to worry about e.g. invalid modrm combinations (!)
185 */
186EMDECL(int) EMInterpretInstructionCPU(PVM pVM, PDISCPUSTATE pCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize);
187
188/**
189 * Interpret CPUID given the parameters in the CPU context
190 *
191 * @returns VBox status code.
192 * @param pVM The VM handle.
193 * @param pRegFrame The register frame.
194 *
195 */
196EMDECL(int) EMInterpretCpuId(PVM pVM, PCPUMCTXCORE pRegFrame);
197
198
199/**
200 * Interpret INVLPG
201 *
202 * @returns VBox status code.
203 * @param pVM The VM handle.
204 * @param pRegFrame The register frame.
205 * @param pAddrGC Operand address
206 *
207 */
208EMDECL(int) EMInterpretInvlpg(PVM pVM, PCPUMCTXCORE pRegFrame, RTGCPTR pAddrGC);
209
210
211/**
212 * Interpret DRx write
213 *
214 * @returns VBox status code.
215 * @param pVM The VM handle.
216 * @param pRegFrame The register frame.
217 * @param DestRegDRx DRx register index (USE_REG_DR*)
218 * @param SrcRegGen General purpose register index (USE_REG_E**))
219 *
220 */
221EMDECL(int) EMInterpretDRxWrite(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t DestRegDrx, uint32_t SrcRegGen);
222
223
224/**
225 * Interpret DRx read
226 *
227 * @returns VBox status code.
228 * @param pVM The VM handle.
229 * @param pRegFrame The register frame.
230 * @param DestRegGen General purpose register index (USE_REG_E**))
231 * @param SrcRegDRx DRx register index (USE_REG_DR*)
232 *
233 */
234EMDECL(int) EMInterpretDRxRead(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t DestRegGen, uint32_t SrcRegDrx);
235
236
237/**
238 * Interpret CRx write
239 *
240 * @returns VBox status code.
241 * @param pVM The VM handle.
242 * @param pRegFrame The register frame.
243 * @param DestRegCRx DRx register index (USE_REG_CR*)
244 * @param SrcRegGen General purpose register index (USE_REG_E**))
245 *
246 */
247EMDECL(int) EMInterpretCRxWrite(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t DestRegCrx, uint32_t SrcRegGen);
248
249
250/**
251 * Interpret CRx read
252 *
253 * @returns VBox status code.
254 * @param pVM The VM handle.
255 * @param pRegFrame The register frame.
256 * @param DestRegGen General purpose register index (USE_REG_E**))
257 * @param SrcRegCRx CRx register index (USE_REG_CR*)
258 *
259 */
260EMDECL(int) EMInterpretCRxRead(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t DestRegGen, uint32_t SrcRegCrx);
261
262
263/**
264 * Interpret LMSW
265 *
266 * @returns VBox status code.
267 * @param pVM The VM handle.
268 * @param u16Data LMSW source data.
269 */
270EMDECL(int) EMInterpretLMSW(PVM pVM, uint16_t u16Data);
271
272
273/**
274 * Interpret CLTS
275 *
276 * @returns VBox status code.
277 * @param pVM The VM handle.
278 *
279 */
280EMDECL(int) EMInterpretCLTS(PVM pVM);
281
282
283/**
284 * Interpret a port I/O instruction.
285 *
286 * @returns VBox status code suitable for scheduling.
287 * @param pVM The VM handle.
288 * @param pCtxCore The context core. This will be updated on successful return.
289 * @param pCpu The instruction to interpret.
290 * @param cbOp The size of the instruction.
291 * @remark This may raise exceptions.
292 */
293EMDECL(int) EMInterpretPortIO(PVM pVM, PCPUMCTXCORE pCtxCore, PDISCPUSTATE pCpu, uint32_t cbOp);
294
295
296EMDECL(uint32_t) EMEmulateCmp(uint32_t u32Param1, uint32_t u32Param2, size_t cb);
297EMDECL(uint32_t) EMEmulateAnd(uint32_t *pu32Param1, uint32_t u32Param2, size_t cb);
298EMDECL(uint32_t) EMEmulateInc(uint32_t *pu32Param1, size_t cb);
299EMDECL(uint32_t) EMEmulateDec(uint32_t *pu32Param1, size_t cb);
300EMDECL(uint32_t) EMEmulateOr(uint32_t *pu32Param1, uint32_t u32Param2, size_t cb);
301EMDECL(uint32_t) EMEmulateXor(uint32_t *pu32Param1, uint32_t u32Param2, size_t cb);
302EMDECL(uint32_t) EMEmulateAdd(uint32_t *pu32Param1, uint32_t u32Param2, size_t cb);
303EMDECL(uint32_t) EMEmulateSub(uint32_t *pu32Param1, uint32_t u32Param2, size_t cb);
304EMDECL(uint32_t) EMEmulateAdcWithCarrySet(uint32_t *pu32Param1, uint32_t u32Param2, size_t cb);
305
306#ifdef IN_RING3
307/** @defgroup grp_em_r3 The EM Host Context Ring-3 API
308 * @ingroup grp_em
309 * @{
310 */
311
312/**
313 * Initializes the EM.
314 *
315 * @returns VBox status code.
316 * @param pVM The VM to operate on.
317 */
318EMR3DECL(int) EMR3Init(PVM pVM);
319
320/**
321 * Applies relocations to data and code managed by this
322 * component. This function will be called at init and
323 * whenever the VMM need to relocate it self inside the GC.
324 *
325 * @param pVM The VM.
326 */
327EMR3DECL(void) EMR3Relocate(PVM pVM);
328
329/**
330 * Reset notification.
331 *
332 * @param pVM
333 */
334EMR3DECL(void) EMR3Reset(PVM pVM);
335
336/**
337 * Terminates the EM.
338 *
339 * Termination means cleaning up and freeing all resources,
340 * the VM it self is at this point powered off or suspended.
341 *
342 * @returns VBox status code.
343 * @param pVM The VM to operate on.
344 */
345EMR3DECL(int) EMR3Term(PVM pVM);
346
347
348/**
349 * Command argument for EMR3RawSetMode().
350 *
351 * It's possible to extend this interface to change several
352 * execution modes at once should the need arise.
353 */
354typedef enum EMRAWMODE
355{
356 /** No raw execution. */
357 EMRAW_NONE = 0,
358 /** Enable Only ring-3 raw execution. */
359 EMRAW_RING3_ENABLE,
360 /** Only ring-3 raw execution. */
361 EMRAW_RING3_DISABLE,
362 /** Enable raw ring-0 execution. */
363 EMRAW_RING0_ENABLE,
364 /** Disable raw ring-0 execution. */
365 EMRAW_RING0_DISABLE,
366 EMRAW_END
367} EMRAWMODE;
368
369/**
370 * Enables or disables a set of raw-mode execution modes.
371 *
372 * @returns VINF_SUCCESS on success.
373 * @returns VINF_RESCHEDULE if a rescheduling might be required.
374 * @returns VERR_INVALID_PARAMETER on an invalid enmMode value.
375 *
376 * @param pVM The VM to operate on.
377 * @param enmMode The execution mode change.
378 * @thread The emulation thread.
379 */
380EMR3DECL(int) EMR3RawSetMode(PVM pVM, EMRAWMODE enmMode);
381
382/**
383 * Raise a fatal error.
384 *
385 * Safely terminate the VM with full state report and stuff. This function
386 * will naturally never return.
387 *
388 * @param pVM VM handle.
389 * @param rc VBox status code.
390 */
391EMR3DECL(void) EMR3FatalError(PVM pVM, int rc);
392
393/**
394 * Execute VM
395 *
396 * This function is the main loop of the VM. The emulation thread
397 * calls this function when the VM has been successfully constructed
398 * and we're ready for executing the VM.
399 *
400 * Returning from this function means that the VM is turned off or
401 * suspended (state already saved) and deconstruction in next in line.
402 *
403 * @returns VBox status code.
404 * @param pVM The VM to operate on.
405 */
406EMR3DECL(int) EMR3ExecuteVM(PVM pVM);
407
408/**
409 * Interpret instructions.
410 * This works directly on the Guest CPUM context.
411 * The interpretation will try execute at least one instruction. It will
412 * stop when a we're better off in a raw or recompiler mode.
413 *
414 * @returns Todo - status describing what to do next?
415 * @param pVM The VM to operate on.
416 */
417EMR3DECL(int) EMR3Interpret(PVM pVM);
418
419/** @} */
420#endif
421
422
423#ifdef IN_GC
424/** @defgroup grp_em_gc The EM Guest Context API
425 * @ingroup grp_em
426 * @{
427 */
428
429/**
430 * Decide what to do with a trap.
431 *
432 * @returns Next VMM state.
433 * @returns Might not return at all?
434 * @param pVM The VM to operate on.
435 * @param uTrap The trap number.
436 * @param pRegFrame Register frame to operate on.
437 */
438EMGCDECL(int) EMGCTrap(PVM pVM, unsigned uTrap, PCPUMCTXCORE pRegFrame);
439
440/** @} */
441#endif
442
443/** @} */
444
445__END_DECLS
446
447#endif
448
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette